SIEMENS

Data Book 1976/77

MOS-Circuits

Contents · Summary of Types · General Information
MOS-Circuits for Entertainment Applications
MOS-Circuits for Consumer Applications
MOS-Circuits for Industrial Applications
List of Sales Offices

SIEMENS

MOS-Circuits
Data Book 1976/77

Published by Siemens AG, Bereich Bauelemente, Produkt-Information, Balanstraße 73, 8000 München 80.
For the circuits, descriptions, and tables indicated no responsibility is assumed as far as patents or other rights of third parties are concerned.
Terms of delivery and rights to change design reserved.
For questions on technology, delivery and prices please contact the Offices of Siemens Aktiengesellschaft in the Federal Republic of Germany and Berlin (West) or the Siemens Companies and Representatives abroad (see list of Sales Offices).

Contents · Summary of Types · General Information	

Table of Contents

1.	General information on MOS-circuits				Ρ	age
1.1.	Introduction to MOS-technology `					9
1.2.	Fabrication of MOS-transistors					11
1.3.	MOS fabrication processes					12
1.3.1.	Metal gate technologies					13
1.3.2.	Silicon gate technologies					14
1.4.	Package mounting instructions					17
1.4.1.	Plastic and ceramic plug-in packages					17
1.4.2.	Package 5H8 DIN 41873 and similar packages with 8, 10 and 12 pins.					18
1.5.	Protection measures for MOS-circuits					19
1.6.	Type nomenclature for MOS-circuits					20
1.6.1.	Siemens type nomenclature					20
1.6.2.	PRO ELECTRON type nomenclature		-			20
1.7.	Quality data for MOS-circuits					21
1.7.1.	Warranty					21
1.7.3.	AQL – figures					21
1.7.3.	Average outgoing quality (AOQ)					22
1.7.4.	Random sample testing					22
1.7.5.	Rejections					22
1.7.6.	AQL random sample testing procedure					
1.8.	Glossary of abbreviations used for MOS-circuits					
2.	MOS-circuits for entertainment applications					
S 175	ATriple analog-data memory					29
	Message decoder					
S 552	road traffic informat	ion	sei	vic	е	46
TDA 1	195 AF selector switch					54
3.	MOS-circuits for consumer applications					
SAJ 20	1					75
SAJ 4	10, SAJ 410 A 7-stage frequency divider for electronic organs .	٠	٠	•		84

4.	MOS-circuits for industrial applications	Page
S 120	A 3 Push-button dialler	89
S 121	B Push-button memory telephones	99
S 178	B Video pulse generator	108
S 187	7 Digital frequency synthesizer	118
S 190) Digital multimeter IC	129
S 607	⁷ 10 Kbit ROM	143
SAJ 1	31, SAJ 135 Static frequency divider 1000 : 1	144
SAJ 1	31 A, SAJ 135 A Static frequency divider 1000: 1 with external reset	144
SAJ 1	31-I, SAJ 135-I. Static frequency divider 1000:1 in ion-implantation technique	147
SAJ 1:	31 A-I, SAJ 135 A-I. Static frequency divider 1000:1 in ion-implantation technique	147
SAJ 1	41 1000:1,100:1,10:1 divider	150
SAJ 3	111 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	155

1.1. Introduction to the MOS technology

MOS is a technology used for the fabrication of largescale integrated digital circuits. MOS is the abbreviation of **M**etal-**O**xide-**S**ilicon, which also explains the principle construction of a transistor (see fabrication of the MOS-transistor, page 11).


The main advantages of the MOS technology are:

- simple construction of the transistors
- high density of integration
- extremely low power consumption of the transistors

On a silicon chip with an area of no more than 30 mm², up to 20 000 transistors can be integrated today. By 1980 it will be possible to realize 100 000 transistors on a single chip. The increasing level of integration causes a growing proportion of the development- and fabrication-value to be shifted from the equipment manufacturer to the component manufacturer. Siemens, as a component manufacturer, offers her customers the chance of a joint development of application-specific MOS-circuits, in addition to supplying standard circuits. There is also a possibility of Siemens second-sourcing a specific circuit already used by the customer. A requirement for this is the compatibility of technology.

The diagram on page 10 shows, at which development steps of an MOS project a cooperation between the customer and Siemens is possible.

Possible cooperation of Siemens with the customer at the various stages of an MOS-circuit development



1.2 Fabrication of the MOS transistor (p-channel)

n - substrate	Starting material: n-conducting silicon
	Growing a layer of silicon-oxide (0,5 μ m)
977 FTTA 1772	Using photo-lithography and a first mask, windows for the p-regions source and drain are produced.
p n p	Diffusion of the p-regions
	Deposition of a layer of thick oxide (1,2 μ m)
	Using the second mask, windows for the three contacts are etched
	Growing the gate oxide (0,1 μ m)
	Removal of the gate oxide covering the source and drain regions by means of a third masking step
	Vapor deposition of aluminum as contact- and interconnect-metal (fourth masking step)

Using a final fifth mask, the connection pads used for bonding are exposed.

1.3. MOS fabrication processes

Basic differences of the various fabrication techniques can be found in the construction of the gates and the type of doping of the substrate. The gate electrodes of the transistors are made either with aluminum metal or silicon. Therefore, these techniques are called *Metal-Gate technique* or *Silicon-Gate-technique*, respectively. Until 1975, n-type substrate material was used in all fabrication processes. Consequently, the resulting transistor channels were of the p-type and this process was called *p-channel process*. The counterpart is the *n-channel process*. Both processes will be explained in the following paragraphs.

A further distinguishing characteristic is the state of conduction of the integrated transistors. Without a voltage applied to the gate, a transistor may be conducting or non-conducting.

If conducting, it is called a depletion transistor. This means that an increasing voltage applied between gate and source will tend to narrow-down the channel by gradually depleting it of charge carriers. The resistance of the conducting path rises from a typical value of about $10~\mathrm{k}\Omega$ to $10^{15}~\Omega$. This mode of operation is called "depletion mode". The opposite occurs with a transistor of the so-called enhancement type. In this type of transistor the conductive channel is formed and enhanced by an increase of the gate-source voltage. Therefore, this mode of operation is called "enhancement mode".

A channel is a conducting path between source and drain, caused by a charge inversion in the upper layer of the substrate, underneath the gate oxide. This inversion usually involves a depth of about 10nm, equal to 100 Angström. The inversion layer is p-conducting for the p-channel process and n-conducting for the n-channel process.

1.3.1. Metal-gate-technologies


p-channel high-voltage-process

This process still remains to be the standard process. Its main advantages are the simplicity of the process and the resulting relatively low fabrication costs.

The process, which has been used for production since 1967, is very well controlled by the manufacturers with respect to yield and reliability. The high supply voltages result in a high noise immunity, which is of great benefit especially to custom circuits in industrial applications.

For standard circuits, the high supply voltage constitutes a disadvantage because the circuits are not compatible with bipolar circuit families.

The MOS-standard-process uses metal-gates and therefore is one of the so-called metal-gate-processes. It is predominantly used for custom logic circuits.



p-channel low-voltage-process

It has resulted from continued development of the high voltage-process by using additional ion-implantation steps to achieve low threshold voltages. So far, main application has been in metal-gate-processes.

The ion-implantation technique with depletion mode transistors offers a wide range of application possibilities. It is very flexible and can be used in most processes as an additional step.

The simultaneous use of conducting and non-conducting transistors on the same crystal (when the gate potential is equal to the source potential) results in circuits which are faster and have a considerably lower power requirement (about 1/10th of equivalent MOS-standard-circuits). They operate from only one supply voltage and offer a higher logic noise immunity.

Low punch-through voltages can be avoided.


The depletion-mode transistors, which function as current sources, are particularly suited to be used as integrated load transistors. They are capable of charging capacitive loads with a nearly linear charging characteristic.

The chip-internal processing of logic signals takes place at uniform logic levels, as only one supply voltage is used. This feature is important, because the logic circuit can be made smaller and chip area is saved. For example, an integrated four-input gate with ion-implantation consumes less than half the area it would need with the MOS-standard-process.

If the application requires, ion-implantation permits the design of circuits which work over a wide range of supply voltages. All other MOS-technologies require supply voltage tolerances of only \pm 10%. However, this advantage must be paid for by a larger chip area than would be required otherwise. Ion-implantation can also be used in order to convert the high-voltage standard process to a low-voltage process. This is done by adding a process step in which ions of a particular concentration and depth of penetration are implanted into the channel area.

Threshold voltages of 3.5-4 V are thereby reduced to about 1.8-2 V. This means that the supply voltage of typically 24 V may be reduced to 8-10 V. This technique offers the advantage that with unchanged design rules already available basic cells, existing masks and the usual standard process can be used.

Fabrication processes using ion-implantation are very flexible and therefore particularly suited for the development and fabrication of custom circuits, which must be tailored to the requirements of a specific application.




lon-implantation with depletion-mode

1.3.2 Silicon-gate-technologies

These technologies are called "selfaligning" because of a special gate-selfaligning feature of the fabrication process.

They constitute advanced technologies which are mainly used for the production of memories.



p-channel process

The fabrication process differs from the standard MOS-process in many ways. For instance, the control-electrode (gate) is made of silicon and fabricated before the drain- and source-diffusion step. Hence, the gate will function as a mask for the channel area, when the drain-and source-regions are diffused, thereby largely preventing an overlapping of the gate with these regions. (Overlaps result in unwanted parasitic capacitances which reduce the operating speed and increase the power dissipation). However, overlapping cannot be avoided entirely in the above process because of a horizontal diffusion, slightly undercutting the gate region.

The main applications of the process are for Random-Access-Memories, Read-Only-Memories and shift-registers, circuits with very regular structures. The smaller component structures on the crystal, resulting from the selfaligning feature of this process and the availability of the silicon-gate electrode as a third level of conductors, result in a higher density of integration than is possible with the metal-gate process.

The Si-gate process offers the user low supply voltage requirements (+5 V, -12 V).

Except for the additional -12 V supply voltage needed, silicon gate circuits are fully TTL-compatible. This means that the MOS-outputs can drive TTL-inputs directly and vice versa, and that the same clock generators may be used. TTL circuits may be driven directly.

n-channel process.

This process is the counterpart of the p-channel process. Having been an aluminum-gate process originally, it is now changing to be predominantly of the silicon-gate type; most n-channel circuits produced in the future will feature silicon gates. The construction of the transistors is the same, except for a different type of doping being used. While source and drain are produced through n-diffusion, the substrate consists of p-type silicon.

The physical properties of n-type silicon offer a three times better conductivity of the channel compared to p-MOS. A considerably higher switching speed results.

In the fabrication process, already minute quantities of impurities in the oxide cause very large changes in the threshold voltage. An absolutely clean environment is therefore an unconditional prerequisite for the fabrication area.

An improvement of the threshold voltage stability can be achieved through the application of an additional ion-implantation step.

Todays upper frequency limits of 10 to 20 MHz can be raised to a range of 50 to 100 MHz through the use of ion-implantation.

Because of a better noise margin and higher substrate doping level, a smaller spacing of the diffusion zones becomes tolerable. This results in a density of integration which, compared to the p-channel process, is about 50% higher.

A further advantage is the use of only one supply voltage, 5 V, which makes this process fully compatible with TTL. Besides special logic circuits with high speed requirements (e. g. microprocessors), fast and highly integrated memories will be a preferred area of application of this technology in the future.


1.4. Mounting instructions

1.4.1. Plastic and ceramic plug-in packages

The packages are soldered on the reverse side of the printed circuit board, opposite the package. The package pins are bent 90° down and fit into holes 2.54 mm apart, with hole diameters of 0.7 to 0.9 mm. Dimension X should be taken from the appropriate dimensional drawing of the package.

The bottom of the package does not touch the printed circuit board surface after its insertion, as the pins widen at a proper distance from the package (see figure).

After inserting the package into the printed circuit board it is advantageous to bend two pins at an angle of approximately 30° relative to the board. This way the package does not need to be held down during the soldering process. The maximum allowable solder temperature for iron soldering is 265° C (maximum 10 s) and for dip soldering 240° C (max. 4 s).



17

1.4.2. Package 5 H8 DIN 41873 and similar packages with 8, 10 and 12 pins.

The position of the case is arbitrary. The pins may be bent sideways at a minimum distance of 1.5 mm from the case according to the hole distance. Pins that are too long should be clipped before soldering.


Iron- or dip-soldering may be used.


The maximum solder times are, for dip soldering, $t_{\text{max}} = 5 \text{ s for } 250 \text{ C solder temperature}$

 $t_{\text{max}} = 4 \text{ s for 300}^{\circ} \text{ C solder temperature}$

and for iron soldering $t_{\rm max}$ = 15 s for 250°C solder temperature

 t_{max} = 12 s for 300 C solder temperature





1.5. Protection measures for MOS-circuits

To guard the sensitive MOS-circuits against destructive static overvoltages and electrical spikes, protection devices have been integrated into the chips at all inputs and outputs:

- 1. In the case of positive overvoltages, a pn-junction becomes conducting in foreward direction, to substrate.
- 2. Negative overvoltages cause a defined diode-breakdown with current limiting.
- In addition, all inputs and outputs are connected to the gate and drain of a transistor with a turn-on voltage of -35 V; these transistors will short-circuit inputs or outputs subjected to overvoltages.

In spite of these protective measures it should be considered however, that floors of a plastic material, non-conducting working surfaces and chairs, as well as work-clothes made of synthetic materials could cause a built-up of charges which might become dangerous for the circuits.

Machines and tools getting in contact with MOS circuits must be kept on the same potential as these. In addition, the working surfaces and the persons handling MOS circuits should be kept on this potential.

As an additional protective measure to reduce static charges, a relative humidity of about 70% in the air of the fabrication rooms will be advantageous.

If automatic handling is used, an air-ionizer is recommended for the prevention of static charge built-up.

When MOS-circuits are installed in the equipment, maximum ratings should be carefully observed. A high-resistance grounding of the dip-solder or soldering-iron is mandatory. In the case of dip-soldering, care should be taken that excessive voltage differences are avoided.

p(n)-channel MOS-circuits must not be subjected to positive (negative) voltages at their pins relative to the substrate potential $V_{\rm SS}$.

Protective measures for the electrical operation

If noise voltages can happen to occur during the electrical operation of MOS circuits and reach the pins, care should be taken that the maximum ratings of the voltage levels are not exceeded. In particular, it is advisable that the supply voltages $V_{\rm DD}$ - $V_{\rm SS}$ or $V_{\rm GG}$ - $V_{\rm SS}$, respectively, are shunted right close to the circuit by a capacitor with a low impedance for high frequencies.

Noise voltages which could reach positive values with respect to V_{SS} , must be limited by an appropriate diode-circuit.

MOS-circuits are not to be plugged into their sockets or unplugged while voltage is being applied.

1.6. Type nomenclature for MOS-circuits

For MOS-circuits two types of nomenclature are being used:

1.6.1. Siemens nomenclature

MOS standard circuits intended for a narrow range of applications are designated by S and a 3-digit number.

1.6.2. PRO ELECTRON nomenclature

For MOS standard circuits intended for a wide range of applications the PRO ELECTRON code is used.

1) New PRO ELECTRON code (in use since 1973).

The code consists of three letters followed by a serial number.

First two letters

A. Solitary circuits

The first letter identifies the circuit as an

S: solitary digital circuit

T: analog circuit

U: mixed analog/digital circuit

The **second letter** has no fixed significance, with the exception of the letter H designating a hybrid circuit.

B. Family circuits

are digital integrated circuits related in their specifications and designed to be mutually connected.

The first two letter identify the family.

The **third letter** indicates the operating temperature or in exceptional cases another characteristic.

A –	no temperature range specified	
B - C - D - E -	0 to + 70 C -55 to +125 C -25 to + 70 C -25 to + 85 C -40 to + 85 C	If a circuit has been designed for a wider temperature range but does not yet qualify for a higher classification, the code letter for the narrower temparature range is used.

The serial number may either be a 4-digit number (assigned by PRO ELECTRON) or the serial number (combining figures and perhaps numbers) of an existing company number. Company numbers consisting of less than four digits are extended to a four-digit number by adding zeroes (0) in front.

A version-letter may be added to indicate a variation of the basic type.

. . . .

The following letters are recommended for package variations:
C: cylindrical package
D: dual in-line
F: flat pack
Q: quadruple in-line

For other variants, the letters have no fixed significance with the exception of the letter Z: Internal connection as specified by customer ("customized wiring").

2) Former PRO ELECTRON-code

First two letters: same as new code
The third letter: indicates the function

- H Combinatorial circuit
- J Bistable or multistable sequential circuit
- K Monostable sequential circuit
- L Level converter

- N Bi-metastable or multistable sequential circuit
- Q Read-write memory
- R Read-only memory
- S Sense amplifier with digital output
- Y Miscellaneous circuits
 not covered by H through S

The **third digit** (of the serial number of three digits) indicates the operating temperature range.

0 -	No temperature range specified	4 -	+15 to +55 C
1 -	0 to + 70°C	5 -	-25 to +70°C
2 -	-55 to +125 C	6 -	-40 to +85 °C
3 -	-10 to +85°C		

1.7. Quality data for MOS-circuits

1.7.1. Warranty

If incoming testing shows that the AQL (Acceptable Quality Level) figures are exceeded, the customer is entitled to refuse acceptance and demand replacement of the shipment received.

1.7.2. AQL-figures

The AQL-figures define the maximum number of defective components up to which a shipment received must be accepted.

		Application	
Electrical defects	Industrial	Consumer	Entertainment
Single AQL, gradual electrical defects (1)	1.5	2.5	2.5
Single AQL, critical electrical defects (2)	0.4	0.65	0.65
Σ AQL, electrical defects	1.5	2.5	2.5
Mechanical defects	•		
Single AQL, gradual mechanical defects (3)	1.5	2.5	2.5
Single AQL, critical mechanical defects (4)	0.25	0.4	0.4
Σ AQL, mechanical defects	1.5	2.5	2.5

Breakdown of defects

- ad 1: Defects affecting the function in a minor way (electrical data too low or too high).
- ad 2: Catastrophic failures (no function, short circuits between the pins) and defects seriously limiting the function (falling below specified limits by more than 50%).
- ad 3: Slight mechanical defects (missing type-marking, marking difficult to identify, wrong dimensions, heavy stamping-burrs at the pins, bent pins).
- ad 4: Catastrophic failures (broken or cracked packages, wrong type-marking, wrong position of the package-nose or marking of pin 1, pins not solderable).

1.7.3. Receiving quality

The figures shown in the table are warranty-figures. However, the average outgoing quality (AOQ) of shipments is considerably higher, i.e. the proportion of defective components is much smaller than indicated by the AQL-figures.

1.7.4. Random sample testing

The AQL-figures are warranted for tests in accordance with random sampling test plan MIL Std. 105 D inspection level II.

1.7.5. Rejections

Returned IC's can be accepted only if the faulty samples are included in the rejected shipment.

1.7.6. AQL random sampling test plan

Random sampling test plan for normal inspection (MIL-Std. 105D, inspection level II)

			Sample	0.06	35	0.10	0.	15	0.2	5	0.40)	0.6	5	1.0)	1.5	5	2.5	i	4.0)	6.	5
Lo	t-siz	e	size		Re	Ac Re	Ac	Re	Ac	Re	Ac I	Re	Ac	Re										
2	to	8	2	1																	1	,	0	1
9	to	15	3																1	,	0	1	1	
16	to	25	5							1							1	,	0	1	1	•	- 1	,
26	to	50	8													,	0	1	1		1	,	1	2
51	to	90	13			١						1	1	.	0	1	1	١.	1	,	1	2	2	3
91	to	150	20								Į	.	0	1	1		1	,	1	2	2	3	3	4
151	to	280	32							,	0	1	1			,	1	2	2	3	3	4	5	6
281	to	500	50			1		ļ	0	1	1		1	,	1	2	2	3	3	4	5	6	7	8
501	to	1200	80			Ţ	0) 1	1	1	1	,	1	2	2	3	3	4	5	6	7	8	10	11
1201	to	3200	125			0 1	1	†			1	2	2	3	3	4	5	6	7	8	10	11	14	15
3201	to	10000	200	o	1	†		ļ	1	2	2	3	3	4	5	6	7	8	10	11	14	15	21	22
10001	to	35000	315	4		Ţ	1	2	2	3	3	4	5	6	7	8	10	11	14	15	21	22		Î
35001	-15	50000	500			1 2	2 2	2 3	3	4	5	6	7	8	10	11	14	15	21	22		t		
150001	-50	00000	800	1	2	2 :	3 3	3 4	5	6	7	8	10	11	14	15	21	22	4	1	!			
500001	and	l more	1250	2	3	3 4	1 5	5 6	7	8	10	11	14	15	21	22	4	t						

Ac = permissible number of defective sample elements; lot accepted Re = excessive number of defective sample elements: lot rejected

Additional requirement:

As the combination "acceptance 0 and rejection 1" has a low degree of significance, the next larger sample size is to be used. All deliveries are subject to the "Allgemeine Verkaufsbedingungen für Erzeugnisse und Leistungen der Elektroindustrie" (General Sales Conditions for Products and Performances of the Electrotechnical Industry), and the "Allgemeine Lieferbedingungen für Erzeugnisse und Leistungen der Elektroindustrie" (General Delivery Conditions for Products and Performances of the Electrotechnical Industry).

1.8. Glossary of abbreviations used for MOS-circuits

Voltages

V	Voltage, general
$V_{\rm CC}$	Supply voltage
$V_{\rm SS}$	Substrate supply voltage
V_{DD}	Drain supply voltage
$V_{\rm GG}$	Gate supply voltage
V_{IH}	High level at a signal input
V_{IL}	Low level at a signal input
V_{OH}	High level at an output
$V_{\rm OL}$	Low level at an output
$V_{\phi H}$	High level at a clock input
V_{ϕ} L	Low level at a clock input

Voltage at a signal input

 $V_{\rm R}$ Reset voltage

Currents

 V_{I}

I_{DD}	Drain supply current
$I_{\rm GG}$	Gate supply current
$I_{\mathbb{Q}}$	Output current, general

Resistances

$R_{ m QH}$	High level output resistance
R_{QL}	Low level output resistance
R_{O}	Load resistance at an output
R_{I}	Input resistance at a signal input
R_{ϕ}	Input resistance at a clock input

R Resistance

Capacitances

С	Capacitance
C_{I}	Input capacitance

 C_{ϕ} Input capacitance at a clock input

C₀ Output load capacitance

Frequencies

 f_{\parallel} Input frequency f_{ϕ} Clock frequency

Power

P Power dissipation (power consumption)

P_{tot} Power dissipation

Temperatures

 $T_{\rm amb}$ Ambient temperature $T_{\rm S}$ Storage temperature

Timing

 $t_{
m d}$ Delay time $t_{
m pd}$ Propagation delay

 $t_{\rm r}$ Rise time $t_{\rm f}$ Fall time $t_{\rm t}$ Transition time $t_{\rm tw}$ Pulse width

 t_{HLO} Transition time HL of the output signal t_{HHO} Transition time LH of the output signal

 $\begin{array}{lll} t_{dHLO} & Transition time Error the output signal \\ t_{dHLO} & Delay of the HL transition of the output signal \\ t_{dLHO} & Delay of the LH transition of the output signal \\ t_{wH_{\phi}} & Pulse width at the H-level of the clock signal \\ t_{wL_{\phi}} & Pulse width at the L-level of the clock signal \\ t_{tHL_{\phi}} & HL transition time of the clock signal \\ \end{array}$

LH transition time of the clock signal

 $t_{\mathrm{dHL}_{\phi}}$ Delay of the HL transition of the clock signal $t_{\mathrm{dLH}_{\phi}}$ Delay of the LH transition of the clock signal t_{wHI} Pulse width at the high level of the input signal t_{wH} Pulse width at the low level of the input signal

 $t_{\rm tHLI}$ HL transition of the input signal $t_{\rm tLHI}$ LH transition of the input signal $t_{\rm tHIH}$ Delay of the LH transition

 t_{wHO} Pulse width at the high level of the output signal

Miscellaneous

Φ	Clock input
1	Input
I_1	Input 1
I_2	Input 2
Õ	Data output
Q	Data output inverted


MOS-Circuit	ts for Enter	tainment .	Application	าร	

Type	Ordering code					
S175 A	Q 67100-Z58					

This circuit is used for the control of three analog functions. It is suited for an application in TV remote control systems as well as for the control of speed and turning direction of dc-motors or other direct current consuming equipment, when used with the proper external circuitry.

The circuit contains a reference oscillator with dividers and three 6-bit up-and-down-counters with following D/A-converters. The counters are operated through their corresponding inputs. The stepping frequency can be doubled by applying an L-level at FU. This makes a regulation time between 4s and 16s possible, depending on the type of application. When the voltage is turned on the counters are automatically reset to a preprogrammed position; two memories into a middle position, one to 33% of the maximum value.

In order to enable power-saving standby-operation, the circuit can be operated from two supply voltages. With a turned-off supply voltage $V_{\rm SS}={\rm OV}$ and $V_{\rm GG}$ applied, the memory contents can be changed.



Plastic plug-in package (16 pins DIL) 20 A 16 DIN 41866 Weight approx. 1.2 g

Pin connections

Pin-No	Designation	Function
1	V _{SS}	Operational supply voltage 1
2	C_1	Frequency setting 1
3	FÜ	Frequency switching
4	PU	Test pin
5	RI ₁	Reset input 1
6	VI ₁	Upcount input 1
7	RI ₂	Downcount input 2
8	V_{DD}	Ground
9	$V_{\rm GG}$	Operational supply voltage 2
10	VI ₂	Upcount input 2
11	Q_1	Output 1
12	Q_2	Output 2
13	Q_3	Output 3
14	VI ₃	Upcount input 3
15	RI ₃	Downcount input 3
16	C_2	Frequency setting 2

Maximum ratings


,		Test conditions	Lower limit B	Upper limit A	Unit
Supply voltage	$V_{\rm SS}$	1)	-0.3	17	V
	$V_{\rm ss}$	101	-0.3	7	V
	$V_{\rm GG}$	} 2)	-15	0.3	V
Input voltage	V_{I}	1) + 2)	0	$V_{\rm SS}$	V
Power dissipation	$P_{\rm tot}$	1)		300	mW
		2)		200	mW
Ambient operating temperature	T_{amb}	1) + 2)	0	+60	°C
Storage temperature	$T_{\rm S}$	1) + 2)	-55	+125	· C

Operating characteristics


		Test condition	Lower limit B	Upper limit A	Unit
Supply voltages	$V_{\rm CC}$	1)	9	13	V
	$V_{\rm CC}$) 2)	5.3	6.2	V
	$V_{ m GG}$	2)	-15	-10	V
Supply currents	I_{CC}	1)		20	mA
	I_{CC}	} 2)		20	mA
	$I_{ m GG}$	Į)		400	μ Α
H-input voltage	V_{IH}	1) + 2)	$V_{\rm SS} = -0.5$	$V_{ m SS}$	V
L-input voltage	V_{IL}	1)		4	V
	_	2)		1.5	V
Input resistance	R_1	1)	5		$M\Omega$
of the memory inputs		2)	10		$\mathbf{M}\Omega$
Input resistance	R_1	1) + 2)	1		$M\Omega$
of input FU					
L-output level	V_{QL}	1) + open	0	1	V
		output			
H-output level	V_{QH}	1) + open	$V_{\rm SS} = -1$	$V_{\rm SS}$	V
		output			
L-output level	V_{QL}	2) + open	0	0.5	V
11 - 4 - 11 - 1		output			
H-output level	V_{QH}	2) + open	$V_{\rm SS} = -0.5$	V_{SS}	V
Differential		output			
Differential	_				
internal resistance	R_{Ω}			1	$\mathbf{k}\Omega$
Short circuit current	la	1)		30	mA
to ground or $V_{ m CC}$	$I_{\mathbf{Q}}$	2)		20	mA


¹⁾ Pin 9 connected to pin 8 V_{GG} = 0 V 2) Power saving two voltage operation

Block diagram



External connections of the S 175 A





Message-Decoder for FM Road Traffic Information Service

Preliminary data

Туре	Ordering code
S 551	Q 67100-Z 109


The MOS-circuit S 551, fabricated in the depletion-load-technology, constitutes in connection with the two bipolar circuits S 0280 (Station Decoder) and S 0281 (Message Decoder) and the MOS circuit S 552 (Area Decoder) the main portion of a traffic broadcast decoder used for car radios.

The traffic broadcast decoder (VRF-decoder) recognizes a VRF-station and the traffic messages (VDS) transmitted by it. An additional unit, the area decoder, makes it possible to identify the regional identity of a station. It is also possible with a VRF-decoder to search for a VRF-station automatically.

The S 551 has the task of recognizing the traffic broadcast message. A technical prerequisite for this is the presence of identification frequencies used by the various broadcasting stations in common:


VRF-frequency: 57 kHz VDS-frequency: 125 Hz

Package outlines



Plastic plug-in package 20 A 18 DIN 41866 (18 pins DIL) Weight approx. 1.3 g

Block diagram



Pin connections

Pin No.	Designation
1	Transmission frequency SF
2	Message frequency DF
3	Loud-circuit LA
4	Message D
5	Lamp L
6	Key radio TR
7	Key message TD
8	Area identification (BK + TS)
9	Transmission identification SK
10	$V_{\rm SS}$
11	Warning tone suppression H
12	Station search SU
13	Tone II (undelayed)
14	V_{DD}
15	Tone I (delayed)
16	Y for testing purposes
17	Reset ZR
18	Test pin PR

Maximum ratings

		Lower limit B	Upper limit A	Unit
Supply voltage	$V_{\rm SS}$	-0.3	18	V
Input voltage	V_{I}	0	$V_{\rm SS} + 0.3$	V
Power dissipation	P_{tot}		360	mW
Power dissipation per output	P_{Q}		100	mW
(one output at a time)				
Ambient operating temperature	T_{amb}	-25	+85	C
Storage temperature	T_{S}	-40	+125	С

All voltage values referred to $V_{\rm DD} = 0~{\rm V}$

Operating characteristics (all voltages referred to $V_{\rm DD}$ = 0 V)

		Test conditions	Lower limit B	Тур.	Upper limit A	Unit
Supply voltage Supply current	V _{SS} I _{SS}		9		16 15	V mA
Inputs						
Transmission freq. SF (57 kHz) Message freq. DF (125 Hz)		Internal pull-high- resistor				
H-pulse width L-pulse width H-L transition time L-H transition time Harmless H-input current	$t_{ m WH}$ $t_{ m WL}$ $t_{ m tHL}$ $t_{ m tLH}$	Duty cycle approx. 1:2			3.5 3.5	μs μs μ A
L-input source resistance L-input source resistance	R_{IQL}	to $V_{\rm DD}$ to $V_{\rm DD}$ + 1 V			10 6	kΩ kΩ
Key radio \overline{TR}						
Input voltages (see fig. 1)						
Key message TD (see fig. 2)		internal pull-high-				
Transmission identification SK (from DK analog circuit	t)	resistor				
Harmless H-input current	I _{IH}				1	μ Α
L-input source resistance	RIQL	to V _{DD}			5	kΩ
L-input source resistance	RIQL	to <i>V</i> _{DD} + 1 V			3	$\mathbf{k}\Omega$

Operating characteristics (all voltages referred to $V_{DD} = 0 \text{ V}$)

		Test conditions	Lower limit B	Тур.	Upper limit A	Unit
Area identification BK + TS						
Warning tone suppress (see fig. 3)	sion H					
H-input voltage L-input voltage Required input current	V _{IH} V _{IL} I _I		V _{SS} -1.5		V _{SS} 2 10	ν ν μ Α
Reset input ZR (see fig. 4)						
H-input voltage L-input voltage H-pulse width Required input current	V _{IH} V _{IL} t _{WH}	Reset Release	V _{SS} -1.3		V _{SS} 2	V V μs μA
Outputs						
Station searching SU Loud-circuit La						
H-output voltage L-output voltage Short circuit current	$V_{ m QH} \ V_{ m QL} \ I_{ m Qmax} $	at /I/ = 0.05 mA at /I/ = 1 μ A	V _{SS} −5 V		V _{SS} 0.35 10	V V mA
Lamp L						
H-output voltage L-output voltage Short circuit current	$V_{ m QH} \ V_{ m QL} \ I_{ m Qmax.} $	at /I/ = 0.5 mA at /I/ = 1 μ A	V _{SS} -7 V		V _{SS} 0.35 10	V V mA
Message D						
H-output voltage L-output voltage Short circuit current	$V_{ m QH} \ V_{ m QL} \ I_{ m Qmax.} $	$\begin{array}{c} \text{at /I/} = 0.2 \text{ mA} \\ \text{at /I/} = 1 \mu\text{A} \end{array}$	V _{SS} -3 V		V _{SS} 0.35 10	V V mA

Operating characteristics (all voltages referred to $V_{\rm DD}$ = 0 V)

		Test conditions	Lower limit B	Тур.	Upper limit A	Unit
Tone I (see fig. 5)						
H-output voltage (loud)	V_{QHI}	see test circuit No. 1	$\frac{6}{10}V_{SS}$	$\frac{9}{10}$ V_{SS}	V _{SS}	V
L-output voltage	V_{QL}	see test circuit No. 1			100	mV
H-output voltage (medium)	V_{QHm}	see test circuit No. 1		$\frac{3}{10}$ V_{SS}		V
H-output voltage (soft)	V_{QHs}	140.1		$\frac{1}{10}$ V_{SS}		V
Turn-off damping	а	reference: operating level	60	80		dB
Sequence frequency	<u>1</u>	operating level		approx. 2		Hz
Tone frequeny	f_{tone}			approx.		kHz
Duty cycle	t_1/T			approx.		
Tone II (see fig. 6)				,,,		
H-output voltage	V_{QH}	see test circuit No. 2	$\frac{1}{2}V_{SS}$	$\frac{3}{4}$ V_{SS}	V _{SS}	V
L-output voltage	V_{QL}	see test			100	mV
H-output voltage	V_{QHs}	circuit No. 2		$\frac{1}{4}V_{SS}$		V
(soft) Turn-off damping	а	circuit No. 2 reference:	60	80		dB
Sequence frequency	<u>1</u>	operating level		approx. 2		Hz
Tone frequency	f_{tone}			approx.		kHz
Duty cycle	t_1/T			approx. 1/4		

For operation with key "reset of function", by reapplication of supply voltage




Figure 1

Connection of the TD-input



Figure 2

Suggestion for connection of the H-Input

R₁≛ 500Ω For use in automatic For normal use station - search second sets Figure 3

Circuit for automatic reset upon turn-on



Figure 4

Output signals of the tone I output




Figure 5

Output signals of the tone II output






Figure 6

Test circuit 1 tone I



Test circuit 2 tone II



Testing of the turn-off damping

- 1. The supply voltage is kept constant during the measurement. 2. The measurement is taken with respect to the $V_{\rm DD}$ -pin.
- 3. The measurement is taken selectively for the basic frequency.

Functional description of the S 551

The S 551 contains 7 function blocks. The 4 blocks used for the recognition of the 125 Hz VDS tone constitute the largest portion of the circuit. They comprise a PLL-circuit (phase locked loop), an integrator, a memory and a frequency divider. The PLL-circuit is a 2-stage synchronous counter, the first portion of which can be switched between 28 and 29 counting steps. The subsequent divider has a 3-bit and a 4-bit output. As the clock frequency for the block, a 57 kHz rectangular signal is used. The two portions of the counter are connected in such a way that a 125 Hz signal appears at the 4-bit output as mean value. An incoming DF is applied to an Exclusive-OR-gate together with this signal; the output of this gate causes the switching of the counting steps of the first PLL-divider stage. The frequency at the 4-bit output is thereby displaced in time, until a stable divider ratio is produced at the output of the Exclusive-OR-gate. However, this is only possible when the DF amounts to approximately 125 Hz.

As an indicator whether the PLL has recognized a DF as correct, the output of a second Exclusive-OR-gate (Y) is used which has, as its input signals, the DF and also a reference frequency from the PLL divider for comparison, which has been phase-shifted by 90. The output Y is consistently at an H-potential as long as the DF is proper. Small deviations of the DF with respect to the reference frequency are indicated by "low"-times within a Y-period. In the case of major frequency deviations, the PLL is continuously trying to fit the reference frequency to the DF, which results in a Y-signal appearing to be irregular as a first impression.

For the evaluation of the Y-signal, the integrator is used. It is an 11-bit synchronous up-down counter, which is defined in its counting direction by "Y". As clock frequencies, two clocks derived from the PLL-circuit are available ($f_1 = 57 \text{ kHz } 2^{-2} \text{ and } f_2 = 57 \text{ kHz } 2^{-3}$). These clock signals are also selected by the Y-signal. The integrator is constructed in such a way, that due to Y = high - for upcounting slowly - and <math>Y = low - for downcountingfast – the two possible counting combinations are achieved. For this reason a full-counting of the integrator is only possible when the L-portion within a Y-period is smaller than 1/3. An evaluation of the counter contents is done through a hysteresis circuit, with thresholds at the counter contents 1/4 full and 3/4 full. In order to make the DK less sensitive to short-time turn-offs of the VRF-broadcasting frequencies, the integrator is followed by a memory. The memory is a 4-bit synchronous up-down counter. Its clock frequency is about 57 kHz 2^{-14} and is derived from a central frequency divider. The counting direction of the memory is defined by a hysteresis circuit. When the hysteresis circuit indicates a full integrator, the memory will still be empty, but its output "DK" (internal signal) already indicates a message. From this point on, the counter counts up until it is full and remains that way. At this counting position, the memory is able to compensate for a gap in the VDS-frequency of approximately 4,6 s. After this time the memory is empty and the DK-signal goes high. A 9-bit counter serves as a central frequency divider. It has been constructed for the first 5-bit as a synchronous counter and for the rest as an asynchronous counter. The various input clocks used in the IC are taken from the appropriate divider stages or are decoded. As input clock the reference frequency of 125 Hz from the PLL is used.

An additional block consists of logic circuits which are not directly related to each other. The purpose of this circuit is an improvement in the comfort of handling.

The inputs TR, \overline{TD} , \overline{BK} + \overline{TS} , SK and \overline{H} and the internal signal DK determine the output functions L (lamp), La (loudcircuit), \overline{D} (message decoding) SU (station searching).

A low level at input \overline{TR} (key broadcast) indicates that no VRF-operation is intended. The input behaves in a bistable way; for switching it requires a low resistance driving. When the supply voltage is turned on again, the input is automatically set to VRF-operation.

A low level at input $\overline{\text{TD}}$ (key message) indicates that only road traffic information messages are to be reproduced.

A low level at input $(\overline{BK} + \overline{TS})$ (area identification or key "only broadcast recognition") indicates that either the area identification circuit (BK-IC) has recognized the wanted area identification signal or that area distinguishing is not wanted.

A high level from the SK analog-IC at input SK (transmission identification) indicates that the station received is a VRF-station.

Through a low level at input \bar{H} , the circuit can be reprogrammed for the use in a station-searching second set. This function acts upon the warning tone.

The lamp output L shows a high level when the wanted kind of operation may be performed. For this purpose the SK (transmission identification)-input must receive an H-signal which means that a station with the proper transmission identification is being received. In addition, the $(\overline{BK} + \overline{TS})$ (area identification or transmission identification only)-input must receive an L-signal which means that a station of the wanted area is being received or that no area identification is wanted.

This is also true in the case that no VRF function is wanted (key "broadcast" pushed: $\overline{T}R = 0$).

$$L = SK (\overline{BK + TS})$$

Output La from the loud-switch controls the loudspeaker amplifier. With a high level it sets the loudness to:

$$Ia = D + TR + I \cdot \overline{TD}$$

The message-identification output \bar{D} indicates with a low level that a message is being recognized and the station received is located in the wanted area. With the key "broadcast" this signal is suppressed.

$$D = DK \cdot L \cdot \overline{TR}$$

Station-search output SU controls the automatic VRF-station searching motion. (High level: search, low level: stop).

$$SU = TR + L + stop-pulse (SK)$$

The stop-pulse lasts about 0.5 s; it is produced every time a VRF-station has been found (SK = high) to give the BK-IC a chance to check whether or not the area identification is correct. (Own 4-bit asynchronous counter with frequency 57 kHz 2^{-12}). Station search is started with a delay to avoid response to brief noise signals received.

The output tone 1 produces a warning when no VRF-station is received from the wanted area.

Tone 1 =
$$\overline{TR + L}$$

However, the tone is turned-on no sooner than about 30 s after this condition has been established. Through a dynamic-stage it is produced at first four times soft then four times medium and finally loud.

(The delay and the dynamic control consists of a 5-bit asynchronous counter with a clock frequency of approx. 57 kHz 2^{-17}).

The output tone II is different from tone I by producing a warning tone undelayed and only in two dynamic-stages (four times soft and then loud). For this function a resistor to $V_{\rm DD}$ is required.

In connection with station-search second sets a warning tone will make no sense if no VRF-station can be received at all (poorly covered area). In this case the station search second set is to continue searching to discover a VRF-station as soon as possible. Not before a VRF-station has been found, which does not belong to the wanted area, however, a warning tone will make sense again indicating the possibility of an improved operation.

Operation:

If no VRF-station can be received, the SU-signal remains low. As soon as a VRF-station has been found during the periodic searches, periodic pulses with SU = high occur. When the $\overline{\text{H}}$ -input is low, the warning tone is blocked if SU remains low for a period exceeding 20 s.

Note:

Inputs PR and Y are intended for testing. They must not be externally connected for other purposes.


Area Decoder for FM Road Traffic Information Service

Preliminary data

Type	Ordering code
S 552	Q 67100-Z 110


The MOS circuit S 552, fabricated in the depletion-load technology is an extension of the two bipolar circuits S 0280 (transmission decoder), S 0281 (message decoder) and the MOS-circuit S 551 (message decoder), which together constitute the main portion of a traffic broadcast decoder used in car radios.

The S 552 recognizes the identification frequency of a VRF-station of a specific region and switches traffic messages of only this station to the loudspeaker. The S 552 has been designed for 6 different area frequencies, which can be pre-selected at inputs \bar{A} to \bar{F} .



Plastic plug-in package 20 A 16 Din 41866 (16 pins DIL) Weight approx. 1,2 g

Block diagram



Pin connections

Pin No.	Designation
1	Area frequency BF
2	Transmission identification SK
3	Reset ZR
4	Testing PR
5	Y -input/output
6	Clock blocking TBL
7	Station frequency SF
8	$V_{ m SS}$
9	V_{DD}
10	Area selection F
11	A rea selection Ē
12	A rea selection D
13	A rea selection \bar{C}
14	Area selection \overline{B}
15	Area selection \overline{A}
16	Area identification BK

Maximum ratings

		limit B	limit A	Unit
Supply voltage	$V_{\rm SS}$	-0.3	18	V
Input voltage	V_{I}	0	$V_{\rm SS} + 0.3$	V
Power dissipation	P_{tot}		400	mW
Power dissipation per output	P_{Q}		100	mW
Ambient operating temperature	$T_{ m amb}$	-25	+85	· C
Storage temperature	T_{S}	-40	+125	, C

All voltages referred to $V_{\rm DD}$ = 0 V

Operating characteristics (all voltages referred to $V_{\rm DD}$ = 0 V)

		Test conditions	Lower limit B	Тур.	Upper limit A	Unit
Supply voltage Supply current	V _{SS} I _{SS}		9		16 15	V mA
Inputs						
Transmission freque (57 kHz)	ncy SF	internal pull-high resistor				
Area frequency BF (A = 23.79 Hz, B = 28.32 Hz C = 34.98 Hz, D = 39.65 Hz, E = 45.75 Hz, F = 54.04 Hz)		Jedister				
H-pulse width L-pulse width H-L transition time	t _{WH} t _{WL} t _{THL}	duty cycle Japprox. 1:2				
L-H transition time Harmless H-input current L-input source	t_{TLH} t_{IH}				3.5 3.5 1	μs μs μ A
resistance L-input source	RIQL	to V _{DD}				kΩ
resistance	R_{IQL}	to <i>V</i> _{DD} + 1 V				kΩ
Transmission identification SK (from DK-analog circuit)		internal pull-high resistor				
Harmless H-input current L-input source	I _{IH}				1	μΑ
resistance L-input source	R_{IQL}	to V _{DD}			5	$\mathbf{k}\Omega$
resistance	R_{IQL}	to V _{DD} + 1 V			3	$\mathbf{k}\Omega$

Operating characteristics (all voltages referred to $V_{\rm DD} = 0 \ \rm V)$

		Test conditions	Lower limit B	Тур.	Upper limit A	Unit
Programming inputs A F (see fig. 1)		internal pull-high resistor				
Harmless H-input current	$ I_{IH} $				1	μΑ
L-input source resistance	R_{IQL}	to V _{DD}			5	kΩ
L-input source resistance Reset input ZR (see fig. 2)	R _{IQL}	to V _{DD} +1V			3	kΩ
H-input voltage L-input voltage H-pulse width Required input current	V_{IH} V_{IL} t_{WH}	reset released	V _{SS} -1.3V		V _{SS} 2	V μs μA
Area identification BK						
H-output voltage L-output voltage Short circuit current	V _{QH} V _{QL} I _{Qmax.}	at /I/ <10 μ A at /I/ <10 μ A continuous short circuit proof	V _{SS} -1.3V		V _{SS} 1.5	V mA

Connection of programming inputs $\overline{A} \ldots \overline{F}$




Figure 1

Circuit for automatic reset upon turn-on



Figure 2

Functional description of the S 552

The area decoder circuit S 552 is an extension of the VRF-decoder-system. It is used to recognize the area frequency (identification frequency of the VRF-station of a region). The S 552 has been designed for 6 different area frequencies (BF), which are preselected by means of an L-level at the programming inputs \overline{A} - \overline{F} . This can be done with a switch, which briefly opens all inputs when turned, as well as with a switch which bridges several inputs simultaneously when operated.

The circuit contains a PLL-portion like the S 551. It consists of three synchronous counters in series. The first of these counters can be switched between the two counting positions 23 and 25. In addition, for an extension of the locking range, two additional counter combinations are possible: 21/27 and 19/29. The switching of the locking range is done by an integrator following the PLL. The second divider of the PLL-circuit can be switched externally through the \overline{A} - \overline{F} -inputs. With an L-level at \overline{A} it divides by 25, at \overline{B} by 21, at \overline{C} by 17, at \overline{D} by 15, at \overline{E} by 13 and at F by 11. In order to convert, through division, a 57 kHz SF-signal into a BF-signal, the PLL contains an additional 2-bit divider. Corresponding to the programming inputs \overline{A} ... \overline{F} used, the PLL generates an internal BF-signal. An externally applied BF (at the BF-input) is applied to an exclusive-OR-gate together with the internal signal. The output of this gate causes switching of the counting steps at the first divider stage (e.g. 23/25). Thereby the internal BF is shifted in phase until a stable switching ratio has been obtained.

As an indication, that the PLL has recognized a BF properly, the output of a second exclusive-OR (Y-signal)-gate is used; the inputs of this gate are the internal reference frequency, shifted by 90°, and the BF.

In case of a stable switching ratio mentioned above, Y has a high level and thereby indicates the recognition of a proper BF. If the BF received is wrong, the Y-output shows an irregular signal.

Just as in the case with S 551, the S 552 also contains an integrator and a memory. Both blocks receive their clock frequency from an internal frequency divider. This frequency divider consists essentially of a synchronous counter, which generates the integrator clock, and an asynchronous divider operated in series, which supplies the memory clock.

The integrator is an 8-bit synchronous up-down counter. Its clock frequency depends on the PLL output. For Y = high it amounts to approx. 2370 Hz and at Y = low 4750 Hz. In addition, the direction of counting of the integrator is determined by the level of the Y-signal. At the high clock frequency it counts down (at Y = low) and at the low frequency it counts up (Y = high). The minimum duty cycle of the Y-signal for upcounting of the integrator is <1:3 for Y = low.

An evaluation of the contents of the counter is done by means of a hysteresis-circuit with thresholds at counter contents 1/4 full and 3/4 full. In addition, the integrator stages with the highest significance determine a change of the locking range in the first PLL-divider stage.

When the integrator is empty (0 to 1/4), the PLL-divider can be switched between 19 and 29 counting steps, when the integrator has been partially filled (1/4 to 1/2) between 21 and 27 steps and if it is filled more than 1/2 or if \overline{BK} = low between 23 and 25 counting steps.

When the integrator is full or when the memory is not entirely empty, the output BK = low. The memory will bridge a brief disappearance of SK or BF. It consists of a 4-bit synchronous up/down counter and the maximum storage time amounts to approx. 6s. Its clock frequency is approx. 2.3 Hz. When the hysteresis output shows a full integrator the memory counts up and for an empty integrator down. The hysteresis signal, together with the Q_1 -outputs of the individual memory bits, forms the \overline{BK} -signal through a gate. Therefore the \overline{BK} -output remains low for additional 6s after the integrator has counted down to zero.

Note:

The inputs TBL, PR and Y are intended for testing purposes. They must not be connected externally.

Preliminary data

Type	Ordering code
TDA 1195	Q 67100-J 389


The circuit TDA 1195 contains four electronic switches. There are two common control inputs for each set of two switches. The control inputs U_{AB} and U_{CD} are intended for the switching, K_{AB} and K_{CD} are chip-select inputs. The TDA 1195 is an MOS circuit in p-channel depletion technology and therefore shows bidirectional switching properties (i.e. inputs and outputs are freely selectable, because a signal can flow in both directions).

The main application area of the TDA 1195 is the switching of signal sources in the entertainment area, e.g. in AF-amplifiers and radio- and taperecorder-sets. A further application area is the use as a measuring-input switch in the instrumentation and control field.


Advantages of the TDA 1195.

- Reduction of the AF cable length to a minimum, as the TDA 1195 can be installed right at the place where switching is required.
- Replacement of the (mostly shielded) AF-cables connecting the location of switching with the control switch at the front plate with a simple control lead.
- The control inputs are at an L-potential when not connected.
 Therefore normally open or normally closed contacts can be used for control.
- High noise radiation resistance, as no diodes are used in the switching line which could possibly demodulate a strong RF-radiation received.
- High cross-talk damping between the signal inputs and outputs.
- High level of modulation, max. 6 V_{eff}.
- Low harmonic distortion level, typ. 0.05%. In medium-class HiFi-equipment no additional external circuitry is required. For HiFi-equipment of the high class, one emitter-follower each at the signal inputs is sufficient to achieve a harmonic distortion factor of <0,02% (at 5 V_{eff}, kHz).


Package outlines



Simplified FET-diagram



Pin connections, top view



Maximum ratings


		Lower limit B	Upper limit A	Unit	
Supply voltage	V_{DD}	-21	0.3	V	_
Input voltage Ambient operating	V_{I}	-21	0.3	V	
temperature	T_{amb}	0	+70	°C	
Storage temperature	$T_{ m S}$	-55	+125	°C	


Operating characteristics (all voltages referred to $V_{SS} = 0 \text{ V}$)


		Test conditions	Lower limit B	Тур.	Upper limit A	Unit
Supply voltage Supply current	V _{DD} I _{DD}		-21 -0.8	-0.3	-5	V mA
Control inputs (U- and K inputs)						
H-Input voltage	V_{IH}		-0.8		0.3	V
L-input voltage	V_{IL}	externally controlled	-21		-4	V
L-input voltage	V_{ILO}	input open, see	V_{DD}		$V_{\rm DD}$ + 2	V
H-input current	I_{IH}	short circuit to V _{SS}	-20		-4	μ Α
HL-transition time LH-transition time H-pulse width	$t_{THL} \ t_{TLH} \ t_{WH}$	10 755	100		100 100	μs μs μs
Input capacitance	C_{I}				10	рF

Operating characteristics (all voltages referred to $V_{SS} = 0 \text{ V}$)


		Test conditions	Lower limit B	Тур.	Upper limit A	Unit
Bidirectional signal inputs or outputs (A-, B-, C-, and D-inpu	ıts)					
H-input voltage L-input voltage	V_{IH} V_{IL}	externally controlled	V _{DD} + 3		0.3	V
Switch resistance Operating point	R_{T}	$V_{DD} = -20 \text{ V}$ see test circuit 2		$V_{\rm DD}/2$	150	Ω V
Harmonic distortion	k	see test circuit 3 at $V_{eff} = 5 \text{ V}$, 20 kHz, $V_{DD} = -21 \text{ V}$			0.02	%









Harmonic distortion as a function of the supply voltage V_{DD} $(f = 10 \text{ kHz}, R_G = 47 \text{ k}\Omega)$





Test circuit for harmonic distortion




The harmonic distortion can be considerably improved by using a pre-emitter-follower-stage according to test circuit 3 with circuit TDA 1195.

Crosstalk-values (measured data) in dB at 10 kHz, $R_{\rm G}=47~{\rm k}\Omega$ ($V_{\rm DD}=-21~{\rm V},~u_1=5~{\rm V}_{\rm eff}$)


Pin		6	7	9	10	11	12	13	14
	Switch- designation	A_0	A ₁	B _o	B ₁	C ₁	Co	D ₁	D _o
6	A_0	0	52	62	81	78	77	74	74
7	A_1	51	0	65	64	76	76	75	75
9	B_0	62	65	0	63	67	70	77	76
10	B_1	77	65	62	0	51	62	72	73
11	C ₁	78	77	63	51	0	50	60	70
12	C_0	78	77	71	62	50	0	53	60
13	D_1	75	75	78	71	59	52	0	48
14	D_0	75	76	79	73	71	59	52	0

Test circuit for crosstalk e.g. from A_0 to C_0




The values of crosstalk measured are strongly affected by the construction of the test circuit. Through an appropriate layout of the PC-board, the crosstalk values can further be improved considerably.

Test circuits



-Connection of a control input


Test circuit 1



 $V_{\rm DD}$ = Equipment common \longrightarrow npn.-trans. $V_{\rm SS}$ = Equipment common \longrightarrow pnp.-trans

Note: If operating point $V_{\rm DD}/2$ is fixed at the AF-input, the AF-output may be operated without connection of a resistor


Test circuit 3




 \square =Connection of a signal output $V_{\rm DD}$ = Equipment common

Test circuit 2


Switching functions of the TDA 1195 in principle





Switching of 4 AF stereo sources to one stereo amplifier, using the TDA 1195




Elimination of long, shielded cables when switching AF signal sources







Simplified switching with the AF-switch TDA 1195



Preliminary data

Type	Ordering code	
S 181-1	Q 67100-Z 59	


The S 181-1 is a highly integrated monolithic MOS-circuit in p-channel low voltage technology with depletion load transistors. It has been designed for the following functions:

Control of the aperture stepping-motor, with forward and reverse directions of rotation (4-phase steps)

Control of the film transport motor, with various adjustable timing programs.


- Single frame function
- Automatic single-frame repetition; frame frequency externally continuously adjustable from 0.1 to 60 seconds
- Automatic four-exposure title pictures
- 5 seconds run following a delay of 10 seconds
- 10 seconds run following a delay of 10 seconds

Package outlines



Plastic plug-in package 20 A 18 DIN 41866 (18 pins DIL) Weight approx. 1,3 g

Pin connections, top view



Inputs:

Inputs for aperture control:

 $\begin{array}{ll} B_S & \quad \text{aperture stepping motor start-stop} \\ B_R & \quad \text{aperture stepping motor direction} \end{array}$

 $\begin{array}{c}
S_A \\
S_B \\
S_C
\end{array}$ coding inputs
for timing programs

S_F switching input for initiating the timing program (film transport)

 $\begin{pmatrix}
O_{S1} \\
O_{S2} \\
O_{S3}
\end{pmatrix}$ inputs for the connection of oscillator components

 $\begin{array}{ll} H & testing input \\ & (usable for external frequency \\ & application to O_{S1}, \, O_{S2}, \, O_{S3}) \end{array}$


 $\frac{V_{\text{DD}}}{V_{\text{SS}}}$ supply voltages

Outputs:

 $\left. \begin{array}{c} A_1 \\ A_2 \\ A_3 \\ A_4 \end{array} \right\} \quad \begin{array}{c} \text{outputs for the} \\ \text{control of the} \\ \text{aperture stepping motor} \end{array}$

A₅ output for the control of the film transport motor





Maximum ratings

Maximum ratinge		Lower limit B	Upper limit A	Unit
Supply voltage, $V_{SS} = 0 V$ Voltage at all pins $V_{SS} = 0 V$ Storage temperature Ambient operating temperature	$V_{ m DD}$ V $T_{ m S}$ $T_{ m amb}$	-25 -25 -55 -20	0.3 0.3 +125 +50	V V C C

Operating characteristics ($T_{amb} = 25^{\circ} C$)

		l est conditions	limit B	Upper limit A	Unit
Supply voltage	V_{DD}	$V_{SS} = 0 \text{ V}$	-4.8	-4.5	V
L-input voltage	V_{IL}	1		-4.2	V
H-input voltage	V_{IH}	$V_{DD} = -4.5 \text{ V}$	-0.8		V
L-output voltage	V_{QL}	,		$V_{\rm DD} = 0.3$	V
H-output voltage	V_{OH}	<i>I</i> _Ω :1 mA	-1		V
Supply current	1	$I_0 = 0 \text{ mA}$		3	mA
Oscillator frequency	f_{osz}			100	kHz

Logic functions:

1. Control of the aperture stepping motor with forward and reverse direction:

a) forward direction:

inputs		outputs	3		
B_S	B_R	A ₁	A ₂	A_3	A ₄
Н	L	Н	L	L	Н
Н	L	Н	L	Н	L
Н	L	L	Н	Н	L
Н	L	L	Н	L	Н

b) reverse direction

inputs		outputs	3		
$B_{\mathbb{S}}$	B_R	A ₁	A ₂	A ₃	A ₄
Н	Н	Н	L	L	Н
Н	Н	L	Н	L	Н
Н	Н	L	Н	Н	L
Н	Н	Н	L	Н	L

If $B_S \to L$, then all outputs A_1 , A_2 , A_3 , A_4 will also be L-independant of B_R .

2. Control of the film transport motor


a) coding inputs for the timing program and normal film transport:

		Progra	m switch s	etting**	
Abbreviation	Function	S _A	S _B	S _C	
0	timing program turned off* (normal camera function)	L	L	L	
E	single frame	L	L	H	
5 sec	5 seconds running time	L	Н	Н	
10 sec	10 seconds running time	Н	Н	H	
T _I	title picture	H	Н	L	
E_A	single-frame repeat automatic	Н	L	L	

Notes:

- * Additional external switch connecting S_F and A_5 for normal film transport. Initiation of film transport through $S_F.$
- ** For switching into a new program position, the program switch must first pass through S_A , S_B , $S_C = L$, L, to cause reset, i.e. the contacts must briefly be opened.

b) Pulse diagrams for timing program and normal film transport



c) Oscillator inputs for 3 internal oscillators

Input O_{S1}:

Through an external RC-circuit, the oscillator frequency is adjusted for the aperture stepping motor (in a range from approx. 10-100 Hz oscillator frequency). 4 tracks at typically 132 ms/track correspond to 7,5 Hz phase-steps.

Input O_{S2}:

Through an external RC-circuit, the oscillator frequency for pulse length and pulse dwells is adjusted for the timing programs E, 5 sec., 10 sec., T₁ (200 Hz oscillator frequency).

Input O_{S3}:

Through an external RC-circuit, the oscillator frequency for the pulse dwells is adjusted for timing program E_A. (Oscillator frequency range approx. 150 Hz-100 kHz).


d) Testing input H:

When input H is at an H-potential, the oscillators operate as Schmitt-triggers.

When input H is not connected, the oscillators are free to run and input H is automatically at an L-potential.

When using this circuit, possibly existing patent rights of the AGFA Company must be taken into consideration.

Application circuit using the S 181-1 with fast-motion-picture circuit



Description

The application circuit covers the different timing programs contained in the S 181-1 (single frame, five seconds run, ten seconds run, title-picture automatic) and an additional function used to create fast-motion effects.

Selection of the timing programs

The selection of the programs is done using " S_2 "; hereby the program chosen is initiated through key T_1 .

S₂-switch in position: 1: Off

- 2: Single frame
- 3: Five seconds run (automatic exposure)
- 4: Ten seconds run (automatic exposure)
- 5: Automatic title-picture sequence
- 6: Fast motion

The functional sequences for positions 1 through 5 can be seen from the description of the S 181-1 control of the film transport motor.

Position 6 is realized in the following way:

The wanted fast-motion factor, between 2.5 and 1000, is available through an appropriate setting of switch S_3 . The length of the individual scenes, 90 frames or 180 frames, is selected using switch S_1 . The resulting range of variations possible can be obtained from the following table:

Table for fast-motion functions

Fast-motion	Frames per	Time between	Running time for number of frames*		
factor	second	frames	90 frames	180 frames	
2.5	7.2	0.14 s	12.5"	25"	
5	3.6	0.28 s	25"	50"	
10	1.8	0.56 s	50"	1'40"	
20	0.9	1.1 s	1'40"	3'20"	
50	0.36	2.8 s	4'10"	8'20"	
100	0.18	5.5 s	8'20"	16'40"	
200	0.09	11 s	16'40"	33'20"	
500	0.036	28 s	41'40"	1 ^h 22'40"	
1000	0.018	56 s	1 ^h 23'20"	2 ^h 46'40"	

^{*)} Corresponding to a picture-taking time of 5 or 10 seconds, respectively, in normal operation (18 frames per second).

The following instructions simplify the setting for fast-motion functions.

Setting-instructions

- 1. In position "fast motion", set pulse width of the output signal at pin 5 of the S 181-1 to approx. 40 ms using R_1 (5 M Ω).
- 2. Limit length of scene to 90 or 180 frames using R_2 and R_3 .
- 3. Select the appropriate values of "time-between frames" shown in the above table, using R_4 through R_{12} .

Туре	Ordering code
SAJ 205	Q 67100-J 398 ¹)

The circuit SAJ 205, fabricated in MOS-depletion-technology, is particularly suited for an application in electronic organs.

The SAJ 205 contains 8 divider stages and 8 digital/analog converters to form the staircase. At nine outputs, a wave of either rectangular pulses or staircase pulses (switchable) is produced at a repetition frequencies


$$f_1, \frac{f_1}{2}, \frac{f_1}{4}, \dots \frac{f_1}{256}$$

The staircase voltage can be used to generate a frequency spectrum with even-number and odd-number harmonics. The nine outputs of the SAJ 205 permit the realization of a tone generator for nine octaves. Division of the input frequency is done exactly, using digital frequency divider stages.

Advantages

- Simple, economic and space-saving construction of the staircase generator.
- The exact synchronization of the divider stages is automatically produced through the digital frequency division, in contrast to conventional staircase generators (blocking oscillators).

Package outlines




Our supply capacities for the SAJ 205 are limited. Please obtain information, before starting a development, from the Siemens Office serving your area.

Pin connections

Pin-No.	Connection	Frequency
1	V_{DD}	
2	f_{\parallel}	
3	mode	
4	$V_{\rm SS}$	
5	$V_{\rm GG}$	
6	output Q ₁	f ₁
7	output Q ₂	$f_{\parallel}/2$
8	output Q ₃	$f_1/4$
9	output Q ₄	f _i /8
10	output Q ₅	$f_{\rm I}/16$
11	output Q ₆	f _I /32
12	output Q ₇	$f_1/64$
13	output Q ₈	f _I /128
14	output Q ₉	f _I /256


Block diagram




- U Switch to change from square to saw tooth wave
- IF Pulse shaping stage

Comparison of the frequency spectrums of sawtooth and square signals, for equal amplitudes of the fundamental wave

 f₁ fundamental wave
 f multiple of the fundamental wave
 F_R frequency spectrum
 F_S frequency spectrum sawtooth




Principle of generating the staircase




- a emplitude V
- b amplitude $\frac{V}{2}$
- c summation in digital-analog-converter

Principle of the digital-analog converter in the SAJ 205



Block diagram of an electronic organ using 12 organ circuits SAJ 205



Maxim	um	ratings
		•

-		Lower limit B	Upper limit A	Unit
Supply voltage	V_{DD}	-20	0.3	V
cupply voltage	$V_{\rm GG}$	-22	0.3	V
Input voltage	V_1	-20	0.3	V
Ambient operating temperature	$T_{\rm amb}$	0	+50	°C
Power dissipation	P_{tot}		450	mW
Storage temperature	$T_{\rm S}$	-55	+125	°C

Static operating characteristics

Static operating chai		Test conditions	Lower Iimit B	Upper limit A	Unit
Supply voltage	$V_{ m DD} \ V_{ m GG}$		-13 -22	-11 -19	V
Supply current	I _{DD} I _{GG}	without load resistor without load resistor	-2 -15		mA mA V
H-input voltage L-input voltage	$V_{IH} \ V_{IL}$		-1	-6	V
H-input voltage at mode-input	V _{MH}		-1	-6	V
L-input voltage at mode-input	V _{ML}	without load resistor	-5.2	-2.8	V
H-output voltage for square operation	V_{QHR}	without load resistor	-15.7	-13.3	V
L-output voltage for square operation	V _{QLR}	Williout load resistor	10.7	2	MΩ
L-input resistance Input capacitance	$R_{IL} \ C_{I}$			5	pF

Output voltage for staircase voltage operation: See following table.


Dynamic operating characteristics

Information input (see fig.	4) f.	0	50	kHz
Input frequency HL-transition time	t _{THLI}		25	μS
LH-transition time	t_{TLHI}		25	μS


All voltages are referred to $V_{SS} = 0 \text{ V}$

Output levels of the staircase voltages (range of tolerance)

 $V_{\rm DD}$ = -12 V; $V_{\rm GG}$ = -22 V



Output levels of the staircase voltages (range of tolerance) $V_{\rm DD} = -12$ V; $V_{\rm GG} = -22$ V



Instructions for the square pulse operation

An L-level must be applied to the mode-input.

Duty cycle

The duty cycle at output \mathbf{Q}_1 is defined by the shape of the input signal. The duty cycle of all other outputs is 1:1.

Counter operation

The output signals (2-9) change with the negative edge of the input signal. Resetting of the divider stages is possible using an H-L-rise of the V_{DD} voltage.

The voltage rise time should not be shorter than 20 $\mu s.$ After the reset, the outputs resume an H-level.

Instructions for the staircase voltage operation

An H-level must be applied to the mode-input.

Duty cycle

The duty cycle at output Q₁ is determined by the shape of the input signal.

The input signal is used for the staircase generation. To yield a uniform staircase, the duty cycle of the input signal should be approx. 1:1.

After resetting the divider stages (during the $V_{\rm DD}$ -rise time) the outputs assume an L-level during the staircase voltage operation.

General notes

- 1. $V_{\rm DD}$ determines the alternating voltage amplitude. To avoid amplitude fluctuations, $V_{\rm DD}$ should therefore be stabilized. To avoid major non-linearities in the shape of the staircase voltage, $V_{\rm DD}$ should be selected to be not higher than $|-13~\rm V|$.
- 2. $V_{\rm GG} = |-22~{\rm V}|$ must not be exceeded in any case as long as proper functioning must be ensured.
- 3. The outputs contain a source-follower-stage with a built-in constant-current load of approx. 1 mA to V_{SS} . External pre-loading resistors are not required. The fluctuations of the output voltage due to fluctuations of the output load from $R_L = \infty$ up to $R_L = 20 \text{ k}\Omega$ is $\leq 1 \text{ V}$.
- 4. The suppression of subharmonics, relative to $V_{\rm QLR}$, is $^{\circ}$ 50 dB.

Туре	Ordering code
SAJ 410	Q 67100-J 630
SAJ 410 A	Q 67100-J 771

The SAJ 410 is a static binary frequency divider in MOS depletion technology (double ion-implantation). It is particularly suited for an application in electronic organs.


Special properties

- Pin-compatible to the SAJ 110 and SAJ 210
- Connection of resistors or an auxiliary voltage is not required at the outputs
- Low differential output resistance in both switching states
- Automatic power-on-reset
- Protective structures at all inputs and outputs

Applications


- Electronic organs
- Timing relays
- Frequency dividers
- Counters
- Delay functions

Package outlines SAJ 410



Plastic plug in package similar to 20 A 14 DIN 41866 (14 pins QIL) Weight approx. 1.1 g


SAJ 410 A



Plastic plug in package 20 A 14 DIN 41866 (14 pins DIL) Weight approx. 1.1 q

Block diagram and pin connections

Top view



Maximum ratings

Voltage at all connections (reference $V_{\rm SS} = 0$ V) Output current per stage Ambient operating temperature Storage temperature

	Lower limit B	Upper limit A	Unit
V	-15	0.3	V
I _Q T _{amb} T _S	-3.5 -25 -55	3.5 +70 +125	mA C C


Operating characteristics per stage

Operating characters	atica pei	Jugo			
$(T_{amb} = 25^{\circ}C)$		Test conditions	Lower limit B	Upper limit A	Unit
Supply voltage Supply current at	V_{DD}		-14.4	-9.6	V
output low		10.4	-7	-3	mA
output high	I_{DD}	$V_{DD} = -12 \text{ V}$	-7	-3	mA
L-input voltage	V_{IL}			-5	V
H-input voltage	V_{IH}		-1.2		V
Input resistance	R_{I}		1		$\mathbf{M}\Omega$
Input frequency	f_{\parallel}			100	kHz
Transition time	t_{TI}			40	μS
Differential					
output resistance	R_{Q}			800	Ω
L-output voltage	V_{QL}	$V_{DD} = -12 \text{ V}$		-9	V
H-output voltage	V_{QH}	}	-1		V

The output changes state with the LH-transition of the input signal.

Reset


Applying the supply voltage $V_{\rm DD}$ causes a reset signal to be produced which puts all outputs at an H-potential. The maximum permissible rate of increase of $V_{\rm DD}$ is 10 V/3 μs . If the reset action has to be absolutely ensured, no LH-transitions must occur at the inputs during the reset operation. The reset has been completed when the supply voltage reaches the operating level.



Туре	Ordering code		
S 120 A 3	Q 67100-Z 4		

The S 120 A 3 is a highly integrated MOS circuit in p-channel high voltage technology with the following properties:

- Dial-pulse generator for indirect number selection
- Pulse generation integrated
- Inputs BCD-coded
- Single operation or combination with S 121 B possible



Brief description

In connection with the S 121 B, the circuit is suited for indirect number selection. At its input the circuit is BCD-coded. It has the functions of clock generation and dial-pulse generation. With appropriate external connections, single application is possible.

 $I_{\rm stop}$ (pin 24) on L-level: Normal operation (output of all digits with preset interval until memory is empty).

When I_{stop} is set to an H-level during the nth digit: Pulse sequence for nth digit is produced completely, further pulse output blocked.

When later *I*_{stop} assumes an L-level: Generation of the remaining digits until memory is empty; this process will not start before a delay of 0 . . . 1600 ms.

Operation at clock frequency f_T

Maximum permissible clock frequency $f_{Tmax} = 50$ kHz ($t' = 20 \mu s$)


Minimum permissible clock frequency $f_{\text{Tmin}} = 10 \text{ kHz}$ ($t' = 100 \mu \text{s}$)

The corresponding times $\tau'1\ldots\tau'5$, $\tau'8$, $\tau'9$ and $t'0\ldots t'8$ may be calculated according to the following formula:


$$\tau'$$
n = $\frac{f_0}{f_T}$ τ n and t' n = $\frac{f_0}{f_T}$ t n


The open inputs are connected to an H- or L-level.

Pin connections, top view




Timing diagram





91

Block diagram



Maximum ratings

$\begin{array}{cccccccccccccccccccccccccccccccccccc$			limit B	Upper limit A	Unit
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Supply voltage	$V_{S1} = V_{S2}$	-30	0.3	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input voltage	V_1	<i>V</i> _{S 1}	0.3	V
Storage temperature T_S -55 $+125$ C Power dissipation P_{tot} 400 mW	Output current	$-I_{\Omega}$		10	mA
Power dissipation P _{tot} 400 mW	Ambient temperature	T_{amb}	-25	+85	°C
	Storage temperature	T_{S}	-55	+125	°C
	Power dissipation	$P_{ m tot}$		400	mW
	Load capacitance			50	pF


Operating characteristics

		Test conditions	Lower limit B	Тур.	Upper limit A	Unit
Ambient operating temperature range Supply voltage	T_{amb}	$V_{S1} = V_{S2}$ quasistatic $f_0 = 20.48 \text{ kHz}$ $t_p = 1 \mu \text{s}$	-27		70 -23	C V
	V _{S 1} V _{S 2}	•	-27 -27		-23 -23	V

Static operating characteristics (all voltages referred to V = 0 V)

Power dissipation		$V_{S1} = V_{S2} = -25 \text{ V}$		100	165	mW
		$V_{S1} = V_{S2} = -27 \text{ V}$ outputs unloaded		100	190	mW
		$V_{S,1} = -27 \text{ V}$		7	10	mW
		$V_{S2} = -27 \text{ V}$,	, 0	7777
		clocked				
		$t_{\rm p} = 1 \mu \rm s$				
		$f_0 = 20.48 \text{ kHz}$				
		$V_{\rm S1} = -27\rm V$			95	mW
		$V_{S2} = -27 \text{ V}$				
		clocked				
		duty cycle 1:1				
		$f_0 = 20.48 \text{ kHz}$				
Supply current	I_{S1}	$V_{S1} = V_{S2} = -25 \text{ V}$			6	mA
	$I_{\rm S~2}$				1	mA
Inputs with						
Schmitt-trigger						
Input $I_{ m stop}$ and EK	V_{IH}		-2			V
(pin No. 24 and 20)	I_{1H}	$V_{\rm IH} = -2 \text{ V}$			150	μ A
	V_{IL}		-27		10	V
	$I_{\rm IL}$	$V_{1L} = -27 \text{ V}$			10	μ A
Input threshold	V_{IS}	$I_{lmax} = 250 \mu A$	-8	-4	-3	V

Input current $I_1 = f(V_1)$



Static operating characteristics

		Test conditions	Lower limit B	Тур.	Upper limit A	Unit
Input without						
Schmitt-trigger	V_{IH}		-2			V
	I_{IH}	$V_{1H} = -2 \text{ V}$			10	μ A
	V_{IL}	·	-27		-10	V
	I_{IL}	$V_{1L} = -27 \text{ V}$			10	μ A
Outputs	V_{QL}	$I_{QL} = 0 \mu A$			10	V
		$I_{\rm QL} = 100 \mu A$			9	V
	V_{QH}	$I_{QH} = 100 \mu A$	-1			V
Outputs T_{stat}		quasistatic				
		operation				
	V_{QL}	$I_{QL} = 0$	$V_{\rm S1}$		10	V
	V_{QL}	$I_{QL} = 25 \mu A$	$V_{\rm S1}$		9	V
	V_{QH}	$I_{QH} = 25 \mu A$	-1			V

Dynamic operating characte	

Dynamic operating characteristics		Lower limit B	Тур.	Upper limit A	Unit
Quasistatic operation with S 121 A or B Voltage $V_{S,2}$, $f_0 = 20.48$ kHz $(t_0 = 49 \mu\text{s})$ Clock amplitude		-23	-25	-27	V
Clock pulse duration	t_{P}	1			μ s
Clock rise-fall	t_V			400	μ s
Pulse widths		20			ms
GK	<i>t</i> ₁	20	6.25		ms
R _{write}	t ₂		6.25		ms
R _{read}	t ₃ t ₄		3.12		ms
l _{write}	t ₅	3.12	0.12	6.25	ms
I _{read}	15	0.12			
Dial pulse	t ₆		50		ms
Pulse/pause 1:1 10:6	t_6		62.5		ms
	*6				
Dial pause	t ₇		50		ms
Pulse/pause 1:1 10:6	t ₇		37.5		ms
	,		412.5		ms
Dial interval $(X = L, Y = L)$	t ₈		612.5		ms
(X = L, Y = H) $(X = H, Y = L)$	t ₈ t ₈		812.5		ms
(X - H, Y - L) (X = H, Y = H)	t ₈		1512.5		ms
, ,	٠8				
Pulse intervals GK-GK	τ ₉	3			ms
EK-GK	τ ₁				
GK-R _{write}	τ2	3.12		6.25	ms
GK-R _{read}	τ_3	3.12		6.25	ms
R _{write} -I _{write}	$ au_4$		3.12		ms
I _{write} -I _{read}	$ au_5$	6.25		25	ms
I_{write} -nsa $t_{\text{p}} = 1 \mu \text{s}$	$ au_6$		25	500	μS
I _{read} -nsi (1st pulse)	$ au_7$			500	μS
l _{ansi} –nsa (last transition)			400		
(X = L, Y = L)	$ au_8$		400		ms
(X = L, Y = H)	τ_8		600		ms
(X = H, Y = L)	$ au_8$		800 1500		ms
(X = H, Y = H)	$ au_8$	1	1500	1	ms


Dynamic operating characteristics

		Lower limit B	Тур.	Upper limit A	Unit
Quasistatic, special operation 1 $f_0 = 20.18 \text{ kHz}, t_p = \frac{1}{2 \cdot f_0}$					
Pulse widths EK	ť ₁ ť ₂	150	6.25		μs ms
Pulse intervals ¹⁾ EK-WKr WKr-EK EK-WKr WKr-I _{read}	T'1 T'2 T'3 T'4	20 0 20 25 μs		32.5	μs μs μs ms

 $^{^{1}}$) only when the clock is low at the same time


Timing diagramOperation with S 121 A or B

 $V_{S2}(\triangle \emptyset)$ clocked, $f_0 = 20,48$ kHz $t_p = \frac{1}{2 \cdot f_0}$




Pulse diagram

Clock voltage $V_{S2}(\hat{=}\Phi).f_0 = 20.48 \text{ kHz}$




For a special operation, $f_0 = 20.48 \, \mathrm{kHz}$, $f_\mathrm{p} = \frac{1}{2 \cdot f_0}$



Туре	Ordering code
S 121 B	Q 67100-Y 161

The S 121 B is a highly integrated MOS-circuit in p-channel high-voltage technology with the following properties:

- 16 x 4-bit memory for indirect push button dialling
- BCD-coded inputs
- Integrated write and read counter with comparator
- Memory contents is kept
- Combination with S 120 A 3 or single use



Brief description

The circuit can be used for indirect dialling together with the circuit S 120 A 3.

Circuit S 121 B is used for BCD-code. Type S 121 A has an MFV-coding at its input. The circuit consists of a 16 x 4-bit memory, the addressing logic and a read-write-counter-comparator.

With appropriate connections, single application of the circuit is possible.

The data inputs may be floating. All other inputs are to be connected to an H-or L-level. The memory has 16 storage locations of 4 bits each. Resetting the write or read counter leads to memory location 1.

When using the criterion SK (e.g. in connection with the S 120 A 3), 15 digits will be written in, as the 16th writing pulse causes the counters to be equal. The memory capacity of 16 digits can fully be used if there is at least one read-pulse occurring between the first and the 15th writing pulse.

The memory information will remain after the reading and resetting of the write or read counter.


With each writing pulse an information present on the corresponding memory location is replaced. Write or read pulses must overlap with reset pulses possibly occurring at the same time.

Reset, write and read pulses are operating statically (level-effective). The memory condition SK indicates an H-level (corresponding to a logic zero), if after resetting the write and read counter an equal number of write and read pulses has been applied.


GK (common contact) has a level L (corresponding to a logic 1), if one input (A . . . D) is H.

Even when the read counter remains reset (R_{read} on L-level), new information may be written into the memory.


Pin connections, top view



Block diagram



Timing diagram



Maximum ratings

•		Lower limit B	Upper limit A	Unit
Supply voltage	$V_{S1} = V_{S2}$	-30	0.3	V
Input voltage	V_{I}	V _{S 1}	0.3	V
Output current	$-I_{\Omega}$		10	mA
Ambient temperature	T_{amb}	-25	+85	C
Storage temperature	T_{S}	-55	+125	C
Power dissipation	$P_{ m tot}$		400	mW
Load capacitance	C_0		50	pF

Operating characteristics

		Test conditions	Lower limit B	Тур.	Upper limit A	Unit
Ambient operating temperature range	Т				70	С
Supply current	I _{S 1}	outputs unloaded			10	mA
Supply voltage	I _{S 2}	$V_{\rm S1} = V_{\rm S2}$ quasistatic $f_{\rm O} = 20.48~{\rm kHz}$ $t_{\rm P} = 1~{\rm \mu s}$	-27		1 -23	mA V
Innut with		$V_{S1} = V_{S2}$	-27		-23	V
Input with Schmitt-trigger H-input voltage H-input current L-input voltage L-input current Input threshold (see figure)	V _{IH} I _{IH} V _{IL} I _{IL} V _{IT}	reg.inputs A D $V_{IH} = -2 \text{ V}$ $V_{IL} = -27 \text{ V}$ $I_{IT} = 250 \mu\text{A}$	-2 V _{S1} -8	-4	150 -9 250 -3	V μA V μA V
Input without Schmitt-trigger H-input voltage H-input current L-input voltage L-input current	V _{IH} I _{IH} V _{IL} I _{IL}	$V_{IH} = -2 \text{ V}$ $V_{S 1}$ $V_{IL} = -27 \text{ V}$	-2		10 -9 10	V μΑ V μΑ
Outputs $Q_A \dots Q_D$ L-output voltage L-output voltage H-output voltage	V _{QL} V _{QL} V _{QH}	$I_{OL} = 0$ $I_{OL} = 100 \mu A$ $I_{OH} = 100 \mu A$	V _{S1} V _{S1} -1		-10 -9	V V V

Input current $I_1 = f(V_1)$




Dynamic operating characteristics


Static operation with S 120 A 3 Input timing Inputs A . . . D Contact bounce

		Lower limit B	Upper limit A	Unit
ť'	ı	20		ms
τ	1		6	ms


Connection of outputs $Q_A \dots \, Q_D$



Output transition timing




Timing diagram



Time intervals are from 50% of the first pulse voltage to 50% of the second pulse voltage.

Timing diagram



Dynamic operating characteristics

Dynamic operating characteristics		Lower limit B	Тур.	Upper limit A	Unit
Quasistatic operation with S120 A 3 t_0 = 20.48 kHz, t_p = 1 μ s					
Pulse length Inputs A D	<i>t</i> ₁	20	40		ms
Duration of bounce	<i>T</i> ₁			6	ms

Preliminary data

Туре	Ordering code
S 178	Q 67100-Z 84

The S 178 is a highly integrated MOS-circuit in p-channel metal-gate technology with enhancement and depletion transistors, with the following technical characteristics:

The video pulse generator produces the synchronization, control and erase signals required for the control of cameras, mixers and other equipment. The following signals are generated:

- Strobing signal A
- Synchronization signal S
- Horizontal pulse H
- Vertical pulse V
- Clamping pulse K_t
- Horizontal strobing pulse A (H) $\longrightarrow H/_2 + V_R$ -signal with external signal mixing Double line frequency H/2
- One half vertical frequency VR

Special properties

All pulses are derived digitally from an input frequency, corresponding to a pulse scheme, with a duty cycle of 1:1.

Pulse lengths according to CCIR- and EIA standards.

The following 5 pulse schemes have been programmed in a fixed way (through 3-bit coding and line-number coding):

```
525 lines (60 Hz) required input frequency 1.008
                                                   MHz
 625 lines (50 Hz) required input frequency 1,000
                                                   MHz
 735 lines (60 Hz) required input frequency 1.4112
                                                   MHz
 875 lines (50 Hz) required input frequency 1.400
                                                   MHz
1023 lines (60 Hz) required input frequency 1,96416 MHz
```


Deviating from the above, any line number between 512 and 1535 lines can be programmed.

It should be noted, however, that a frame frequency of 50 Hz (partial picture duration 20 ms) or 60 Hz (16.66), respectively, is achieved.


The following relation holds true:

Input frequency f = 64 : line period H = 32 · line number Z · line frequency $f_{\rm R}$

Package outlines




Pin connections, top view



Inputs	Pin-No.	Outputs	Pin-No.
10 inputs for line number coding 3 inputs for line scheme coding	2–11 23–25	8 outputs for: A-signal S-signal	28 21
2 inputs for external synchronization with $H/_2+V_R\!$ -signal for pulses at H and V_R	19, 12	A (H) pulses K _t -pulses	26 22
2 inputs for external synchronization with S-signal for pulses from S(H) and S(V)	18, 13	H-pulse V-pulse	20 27
1 input for the clock frequency	16	H/ _{2 syn} - frequency	16
2 inputs for the voltage supply $(V_{SS} \text{ and } V_{DD})$	1, 15	V _R -pulse	14

With an appropriate external connection, the $H/_2$ + V_R -signal can be derived by mixing of the $H/_{s\,syn}$ -frequency and the V_R -pulse.

Block diagram



Maximum ratings

			Lower limit B	Upper limit A	Unit
	relative to $V_{SS} = 0 \text{ V}$	V _{DD} U	-12 -20	0.3 0.3	V
Input current $(V_I = 0.3 \text{ V}; V_{SS} = 0 \text{ V})$		I _F		100	μ A
Storage temperature Ambient operating tempera	ature	T_{S}	-55 O	+125 +75	°C

Operating characteristics: $(T_{amb} = 25^{\circ}C)$

a) Operating voltage: $V_{\rm SS} - V_{\rm DD} = 10 \ \rm V \ \pm 5\%$

e.g., if an external TTL-logic is connected using a 0 V and -5 V supply voltage, the MOS-circuit requires a $V_{\rm SS}$ = 0 V and $V_{\rm DD}$ = -10 V supply for direct driving.

- b) Current consumption: typically 40 mA
- c) Input levels: direct driving with TTL output levels

$$V_{\rm SS}$$
 \neq log. H \geq $V_{\rm SS}$ $=$ 1.5 V $V_{\rm DD}$ \leq log. L \geq $V_{\rm SS}$ $=$ 4.3 V fan out \neq 1 TTL input load

d) Output level: when loaded with 1 TTL-input (log. H - 40 μA ; log. L $\rightarrow -1.6$ mA)

$$V_{SS} \stackrel{?}{=} log. H \stackrel{?}{=} V_{SS} - 2.6 V$$

 $V_{DD} \stackrel{\checkmark}{=} log. L \stackrel{?}{=} V_{SS} - 4.6 V$

- e) Rise and fall times: in a range defined by d) \$100 ns
- f) Maximum input frequency: lower limit 2 MHz typ. 2.8 MHz


4) Interface to 75Ω -cable

As the outputs of the pulse generator may be loaded with 1 TTL input each as a maximum, a driver stage is required.

Connection according to the circuit diagram shown below.

The additional diode serves as a protection for the TTL-stage against too low an input voltage or against exceeding the permissible power consumption.

As a driver stage for the 75 Ω coaxial cable, the TTL circuit 75 453 (maximum output current 300 mA; pulse delay 11 ns) is recommended.



5) Coding tables

Coding for pulse scheme 1:5

N _A	N _B	N _C		
L	L	L	525 lines	1
L	L	H	625 lines	2
L	H	L	735 lines	3
L	H	H	875 lines	4
Н	L	L	1023 lines	5

10-bit dual code for number of lines

1024	512	256	128	64	32	16	8	4	2	1	
210	29	28	27	26	25	24	23	22	21	20	connection
L	Н	L	L	L	L	L	Н	Н	L	Н	525 lines
L	Н	L	L	Н	Н	H	L	L	L	Н	625 lines
L	Н	L	Н	Н	L	H	Н	Н	Н	Н	735 lines
L	Н	Н	L	Н	H	L	Н	L	Н	Н	875 lines
L	Н	Н	Н	Н	Н	Н	Н	Н	H	Н	1023 lines

In addition, any other line number may be programmed; however, because of the combination of 2^9 and 2^{10} required to form one input, there is a limitation to 512:1535 lines.

When programming an even line number, the intermediate line is skipped.

1) Description of function

The main units of the pulse generator are horizontal and vertical counters (see block diagram). The horizontal counter, with a counting ratio 64:1, divides the input frequency down to double the line frequency $H/_2$.

An additional logic ensures that in the moment of turn-on, or due to a noise pulse, no undefined condition of the counter flipflops can occur.

The multiples of the input frequency, programmed for all line schemes, are derived from coincidence of the counter; thereby, all pulses are created one clock period ahead of time or pre-synchronized.

Post-synchronization is done with the following clock pulse transition, immediately at the output. Consequently, delays caused by the finite switching speed of the circuit elements are eliminated. Reference transition for all pulses is H/₂ syn.

The vertical counter, designed as an 11-bit asynchronous counter, is driven with double the line frequency H_2 . All pulses derived from this frequency are a definite integer-multiple of H_2 and occur delayed with respect to this frequency, however, before H_2 syn. Thereby the later-occurring post-synchronization of H_2 syn. is made possible as well.

The vertical counter can be programmed externally for a particular line number. This is done by comparing the externally coded line number with the counter position, in the case of equality internally resetting it and starting anew with the following H_2 -transition.

As external programming has been done for the line number of the complete picture, however, the counter is operated with double the line number, the vertical signals will occur per partial picture.

Through the external 3-bit coding, programming is done internally for the chosen pulse-scheme, i.e. the corresponding circuit elements for the realization of the H-and V program are activated.

The pulses are subsequently either directly connected to the outside or mixed appropriately according to the 3-bit-code in the combination-logic and strobed. In any case, a post-synchronization is previously done with the clock-transition. Starting of all pulses and the pulse widths are therefore defined in their timing relative to H/₂ syn.

2) External synchronization with $H/_2 + V_R$ or S-signal

For mixing and superposition of the pictures, the BAS-signals of the individual cameras or Video recorders must be synchronized with respect to each other, i.e. they must agree in line- and picture-timing. In the case of external synchronization, the external signal must contain these two components: either the horizontal and vertical frequency (for S-signal, S(H) and (SV)) or the (double-) horizontal- and one-half vertical frequency (for $H/_2 + V_B$).

Of these tow H and V components, short pulses are derived at the beginning of the leading edge, and the horizontal and vertical counters are set to a defined position with these pulses. (Approximate values: H-component > 300 ns<ppulse period

V-component $\sim 1 \mu s < H/_2$)

Due to the timing differences of the leading edges of line frequency H and S (H), being 1.5 periods of the input frequency, in one case the horizontal counter would be set to a wrong position. For this reason inputs have been provided for both horizontal components. They can be used to set the counter, depending on the particular component used, to the appropriate position.

The same is valid for the vertical components of $H/_2 + V_R$ and the S signal. The first picture-change pulse follows 2.5 or 3 line periods behind the V_R pulse, depending on the scheme. The two inputs provided for the pulses from V_R or S (V), respectively, and the correspondingly coded line scheme enable the proper setting of the vertical counter. Through the possibility of a defined setting of the counters it is ensured that a proper standard pulse-scheme is obtained at the outputs even in the case of external synchronization involving different phase conditions of the synchronization signals.

Note:

At the time of setting the horizontal counter to a defined position, the phase relation of the input frequency is undefined and consequently the tolerance of the synchronization would be one clock period (i.e. $\leq 1~\mu s$ for 625 lines). By means of an external phase synchronization circuit with frequency multiplication, the input clock can be derived from the vertical component and thereby a defined phase relation of the reset pulse achieved relative to the input clock. Hence a common line deviation (jitter) of <20 ns absolute value can be achieved.

3) Control

The pulse generator derives the required pulses from the output frequency. As additionally half a clock period is used for the generation of the pulse widths, and as both the leading and trailing edges are used, an input duty cycle of 1:1 is required.

It is therefore recommended to operate the quartz oscillator used at double the input frequency and to divide it 2:1 with an external stage, thereby achieving an accurate duty cycle of 1:1.


For the line schemes provided the following interrelations hold true:

```
525 lines 1.008 x 2 → 2.016 MHz
625 lines 1.000 x 2 → 2.000 MHz
735 lines 1.4112 x 2 → 2.8224 MHz
875 lines 1.400 x 2 → 2.800 MHz
1023 lines 1.96416 x 2 → 3.92832 MHz
```

All inputs of the pulse generator have been designed to be directly TTL output level compatible. It must be taken care that the positive supply voltage for the MOS-circuit is connected to the positive supply of the TTL logic (for MOS = 10 V, for TTL = 5 V).

Inputs not used must be connected to V_{SS} (log. "H").

Connection diagram



Preliminary data


Type	Ordering code
S 187	Q 67100-Y 199

The S 187 is a highly integrated MOS-circuit in p-channel metal-gate technology with enhancement and depletion transistors, featuring the following special technical properties:


- More than 500 000 different frequencies pre-settable
- 8 different reference frequencies pre-settable
- High degree of flexibility through appropriate coding
- High reference input frequency
- Integrated phase comparator
- Simple 10 V supply
- Low power consumption even at high frequencies
- Usable together with diode matrix S 353

Application areas

- Multichannel equipment
- Navigation equipment
- Citizen-band radio
- Scanning receiver
- Signal generators



Pin connections, top view




Pin designations:

Inputs	>
--------	---


Outputs

inputs					
Abbrev.	Pin		Abbrev.	Pin	
A ₁ A ₂ A ₄ A ₈ A ₁₆ A ₃₂ A ₆₄	5 4 3 2 28 27 26	Binary coded inputs for pre-settable synchronous divider (A) 7 bits	ENA PHA out + out - U+	15 14 12 13	Release-output Phase comparator output Output + Output - Output for the control of external u-channel transistor
B ₁ B ₂ B ₄ B ₈ B ₁₆ B ₃₂ B ₆₄ B ₁₂₈ B ₂₅₆	25 24 23 22 21 20 19 18	Binary coded inputs for pre-settable synchronous divider (B) 9 bits			
CL ₁	6	Clock input 1 for asynchronous divider (max. 6.4 MHz)			
CL ₂	16	Clock input 2 for synchronous divider (max. 2.5 MHz)			
8/10	10	Divider setting 8 or 10 for asynchronous divider			
MA ₁ MA ₂ V _{SS} V _{DD}	9 8 1 7	Multiplexer choice 1 and 2 Supply voltages			

Block diagram



Block diagram of a carrier frequency generator with S 187



Maximum ratings

		limit B	Upper limit A	Unit
Supply voltage \(\crime{\chi}\) relative to	$V_{ m DD}$	15 V	-0.3	V
Voltage at all pins $\int V_{DD} = 0 \text{ V}$	V	15 V	-0.3	V
Input current	I_{F}		1	mA
$(V_1 = 0.3 \text{ V}; V_{DD} = 0 \text{ V})$				
Storage temperature	$T_{ m S}$	-55	+125	C
Ambient operating temperature	$T_{ m amb}$	-20	+70	'C

Operating characteristics: $(T_{amb} = 25^{\circ} C)$

Operating characters	sucs. (7 ar	_{nb} - 25 C)			
_		Test conditions	Lower limit B	Upper limit A	Unit
Supply voltage	V_{DD}	Used as common and reference voltage	0	0	V
Supply voltage $V_{SS typ} = 10 \text{ V}$	$V_{ m SS}$	$V_{\rm DD} = OV$	9	11	V
Current supply	I_{SS}	$I_{SS \text{ typ}} = 8 \text{ mA}$		35	mA
Inputs A ₁ through A ₆₄ B ₁ through B ₂₅₆ , ⁸ / ₁₀) L-resistance H-resistance	R _{IL} R _{IH}	$C_{\rm in}$ = 10 pF to $V_{\rm SS}$ Current input "L" max = \approx 500 μ A (short circuit to $V_{\rm DD}$ at $V_{\rm SS}$ = 10 V)	0 100	3 ∞	k Ω k Ω
Input CL ₁ L-input voltage H-input voltage	$V_{IL} \ V_{IH}$	$F_{\text{Cl1max}} = 6.5 \text{ MHz},$ $t_{\text{a}} = t_{\text{f}} = 25 \text{ ns}$ $C_{\text{in}} = 15 \text{ pF to } V_{\text{SS}}$ pulse duration 50 ns min.	V _{DD} V _{SS} -0.5	V _{SS} -8 V _{SS}	V
Input CL ₂ L-input voltage H-input voltage	V _{IL} V _{IH}	$F_{\text{CL 2 max}} = 2.5 \text{ MHz},$ $t_{\text{a}} = t_{\text{f}} = 50 \text{ ns}$ $C_{\text{in}} = 25 \text{ pF to } V_{\text{SS}}$ pulse duration 150 ns min.	V _{DD} V _{SS} -0.5	V _{SS} -8 V _{SS}	V

Operating characteristics: $(T_{amb} = 25^{\circ}C)$

Operating characteris	l amil	Test conditions	Lower limit B	Upper limit A	Unit
Inputs MA ₁ , MA ₂ L-input voltage H-input voltage	V _{IL} V _{IH}	$C_{\text{in}} = 10 \text{ pF}$ to V_{SS}	V _{DD} V _{SS} -0.5	V _{SS} -8 V _{SS}	V
Outputs OUT+, OUT- L-output voltage H-output voltage	V _{QL} V _{QH} I _{UK max}	$I_{L} = 1 \text{ mA}, V_{SS} = 10 \text{ V}$ $I_{H} = -1 \text{ mA}, V_{SS} = 10 \text{ V}$ 1 μ A at $T_{amb} = 70 ^{\circ}$ C	9	4	V
Output PHA L-output voltage H-output voltage	V _{QL} V _{QH}	$I_{L} = 100 \mu A, V_{SS} = 10 V$ $I_{H} = -1 \text{ mA}, V_{SS} = 10 V$	6.5	6.5	V
Output ENA L-output voltage H-output voltage	$V_{ m QL} \ V_{ m QH}$	open-drain I _H = 3.5 mA ECL-interface	5		V

Basic functions

The Frequency synthesizer S 187 is used for channel selection in the Carrier Frequency Generator. The carrier frequency is generated by a voltage-controlled oscillator (VCO) and after a **pre-set division** (depending on channel) compared with a crystal-stabilized reference frequency. The output voltage of the frequency comparator controls the VCO.

By appropriate choice of the division, the carrier frequency can be set to a particular multiple of the reference frequency.

Construction and function

See block diagram of a carrier frequency generator including the portion integrated in the S 187.

The following functions are comprised:

- a) 8-stage asynchronous divider, input frequency 6.4 MHz max., output frequency selectable 200, 100, 50, 25 kHz.
- b) switchable: 8/: 10-divider,
 - a) and b) together supply the crystal-stabilized reference frequency (8 possibilities).
- c) fully programmable synchronous divider consisting of two interconnected parts; input frequency ${}_{\sim}2.5~\text{MHz};$
- 1) 7-stage divider A, pre-settable from: 1 through: 127-division. After completion of the process this divider is stopped. It is reset and triggered by divider B. Consequently it generates the switching signal for a: 10/: 11 pre-divider, which causes a nonius-kind of division; for this purpose the comparator frequency may be adjusted to a higher value. The switching signal (output ENA) must therefore be synchronized with the input clock (delay 300 nsec.).
- 9-stage divider B, pre-settable from: 2 through: 512-division. At the end of the process this divider resets itself and divider A. It supplies the divided carrier frequency for the phase-comparator.

d) The phase comparator (see figure) performs the frequency comparison. It possesses 3 possible output combinations (see truth table 1) between which it switches, initiated by $0 \rightarrow 1$ transitions at the inputs (see truth table 2).

In the case of the input frequencies being different, the leading signal switches the output on its side (AT out +, ST out -) to "1"; it remains at this level until the other signal switches it back to "zero".

If both frequencies are equal but different in phase, an output pulse with the width of the phase difference is generated on the leading side with each clock pulse. In the case of both $0 \to 1$ transitions at the inputs lying within the dwell period, the phase comparator will remain in the "0"-state.


The phase comparator drives a complementary tristate gate, whereby the internal p-channel transistor is driven by the positive-output and the external n-channel transistor from the inverted negative-output. Consequently, the integration capacitor is charged during an H-level, discharged during an L-level. During a O-level its output is connected to a high resistance. Therefore the capacitor voltage, and consequently the frequency of the VCO, changes until the 0 \rightarrow 1-transitions are within one dwell period of the phase comparator at both inputs.

e) Active-p-function of the programming inputs. The assignment of individual frequencies to particular speech-channels can be done, for example, using a 10 x 16 PROM (diode matrix), which connects the selected programming inputs through a low resistance with a negative potential (L), loading the not-selected ones only with leakage currents (H).

The equivalent worst-case values are: 5 k Ω to $V_{\rm DD}$ (L) or 100 k Ω to $V_{\rm DD}$ (H).

The programming inputs have therefore been provided with an active-p-circuit (see figure), which in the H-condition creates an input voltage of $V_{\rm SS}$ =1V and in the L-condition an input voltage of $V_{\rm DD}$ + 1 V. This way various ways of driving the inputs are made possible.

Phase comparator




Truth table 1	Phase comparator

Condition PHA	Output +	Output –
Phase comparator		
Н	1	0
L	0	1
0	0	O


Truth table 2 Phase comparator

Output	$0 \rightarrow 1$ -transition at	
condition PHA Phase	ΛТ	СТ
	AT	ST
comparator	Asynchronous divider	Synchronous divider
Н	Н	0
0	Н	L
L	0	L

Active-p-connection of the programming inputs



Driving an unsaturated ECL pre-divider stage



Truth tables of dividing ratios for synchronous divider (ST) and asynchronous divider (AT)

a) Inputs 8/10:

Η	division by 10
L	division by 8

b) Inputs A₁ through A₆₄:

$$LSB = A_1$$

$$MSB = A_{64}$$

Condition H LLL LLL corresponds to division by 1

c) Inputs B₁ through B₂₅₆:

$$\begin{array}{ll} LSB &= B_1 \\ MSB &= B_{256} \end{array}$$

Condition H LLL LLL corresponds to division by 1

d) Inputs MA_1 and MA_2

MA ₁	MA ₂	Frequency setting at MU
L	L	25 kHz
Н	L	50 kHz
L	Н	100 kHz
Н	Н	200 kHz

Preliminary data

Туре	Ordering code
S 190	Q 67100-Z 96

The S 190 is a highly integrated MOS-circuit in p-channel metal gate technology, with enhancement and depletion transistors.


It features the following special technical properties:

- 3³/₄ -digit decade display (±5999 max.)
- Automatic polarity indication
- Automatic range selection
- Range extension
- Overflow indication (blinking)
- 4-decade counter
- Multiplex-BCD-outputs
- Multiplex-oscillator
- Counting-clock oscillator
- Measuring phases for dual-slope method


Particular properties

- Low power consumption
- C-MOS compatible
- Fully static

Package outlines




Pin connections, top view



Pin designations

Inputs			Outputs		
Abbrev.	Pin		Abbrev.	Pin	
K CR	18 4	Analog input Oscillator-clock connection input for counters and	S ₁ S ₂ S ₃ S ₄	13 15 14 16	Measuring phase outputs for dual slope
CL	3	control signals External oscillator clock input for counters and control signals	B ₀ B ₁ B ₂ B ₃ B ₄	10 6 8 7 11	Measuring range outputs
Μ	28	Oscillator clock connection input for multiplexer	P D ₁	19	Polarity indication output
F ₁ F _{2 S} F ₃	9 5 12	Measuring range extension inputs	D ₂ D ₃ D ₄	26 25 24	Position selection outputs
V _{DD} V _{SS}	17 1	Supply voltage	O _A O _B O _C O _D	23 22 21 20	BCD-outputs
			DF	2	Frequency output for LCD

Block diagram



Maximum ratings

			Lower limit B	Upper limit A	Unit
Supply voltage Voltage at all pins	referred to $V_{SS} = 0 \text{ V}$	V _{DD} V	-20 -20	0.3 0.3	V
Input current $(V_{\rm I}=0.3~{\rm V};~V_{\rm SS}=0~{\rm V})$ Storage temperature Ambient operating tempe	rature	I _F T _S T _{amb}	-55 -20	1 +125 +70	mA C C

Operating characteristics: ($T_{amb} = 25^{\circ}$ C, unless stated otherwise)

_	· unit	.,			
		Test conditions	Lower limit B	Upper limit A	Unit
Supply voltage	V_{DD}	Used as common and reference voltage	0	0	V
Supply voltage $V_{\text{SStyp}} = 12 \text{ V}$	$V_{\rm SS}$	$V_{\rm DD} = 0 \text{ V}$	8	14	V
All inputs except K:		$V_{\rm DD} = 0 \text{ V}$ (at $C_{\rm L}$,	To an analysis of the state of		
L-input voltage H-input voltage	$V_{IL} \ V_{IH}$	F _{typ} = 30 kHz, duty-cycle 1:1)	0 V _{SS} -0.5	V _{SS} -7 V _{SS}	V
K-inputs: L-input voltage H-input voltage	V _{IL} V _{IH}		0 V _{SS} -2	V _{SS} -7 V _{SS}	V
Outputs D_1 , D_2 , D_3 , D_4 , Q_A , Q_B , Q_C , Q_D , P : L-output voltage H-output voltage	$V_{ m QL} \ V_{ m QH}$	$I_{L} = 25 \mu\text{A}$ $I_{L} = -200 \mu\text{A}$	0 V _{SS} -1	1 V _{SS}	V

		Test conditions	Lower limit B	Upper limit A	Unit
Outputs B_0 , B_1 , B_2 , B_3 , B_4 , S_1 , S_2 , S_3 , S_4 L-output voltage H-output voltage	V _{QL} V _{QH}	$I_{L} = 50 \mu\text{A}$ $I_{L} = -200 \mu\text{A}$	0 V _{SS} -1	1 <i>V</i> _{SS}	V
Output DF: L-output voltage H-output voltage	V _{QL} V _{QH}	$I_L = 50 \mu A$ $I_L = -50 \mu A$ $F_{typ} = 50 Hz$ for LCD	0 V _{SS} -1	1 V _{SS}	V
Power consumption	Р	$V_{\rm DD} - V_{\rm SS} = -12 \text{ V}$ within power dissipation at the outputs		60	mW
Timing conditions Delay time	$t_{\rm d}$	between S ₃ and K		4	μs
Delay time	*u	(load = 200 pF, 10 MΩ) measured at 50% of the H-values			

Oscillator specifications

Counting and control oscillator:

External connections:

Number of pins:


2 (CR, CL)

Frequency parameters:

Parameters	Lower limit A	Тур.	Upper limit B	Unit	Remarks
Frequency f		30	100	kHz	
Frequency stability $F(U) = \frac{1}{f_{G}} \cdot 100$		± 3		<u>%</u> V	
Frequency stability $F(T) = \frac{1}{f_{G}} \cdot 100$		1) ±0.8	±1	%	$Af = f (T = 25 \text{ C}) - f_G$ $T_{amb} = 0 \text{ to } 70 \text{ C}$ $V_{SS} = 12 \text{ V}$

Operating modes:

Connection 1



Input CL open

The oscillator drives the decade counter

 $^{^{1})}$ Calculated value $^{2})$ $t_{\rm G}$ = t at $V_{\rm SS}$ = +12 V and $T_{\rm amb}$ = 25 °C

Connection 2 V₀₀=0V(-12V) External clock generator CR Counter oscillator

Input CR connected to $V_{\rm SS}$ Input CL: External clock


The oscillator becomes ineffective and the decade counter is driven externally.

Multiplex oscillator:

External connection: R, C Number of pins: 1 (M)


V_{SS}=12V (0V)

Frequency-parameter: $f_{\text{typ}} = 400 \text{ Hz}$



Multiplex oscillator

Connection 2



Only for testing purposes and $R_1 \approx 0$ Clock generator is loaded by M

Functional description S 190

General

The circuit comprises the logic functions for a digital multimeter, on the basis of the dual-slope-methode, with automatic range switching.

By means of four measuring-range outputs, small units with $3^3/_4$ digits (compare block diagram page 131) and four measuring ranges can be realized without additional external components for the range selection. By switching the range logic, up to eight different measuring ranges can be switched automatically; however, decoding of these ranges must be done externally.

Due to the low power consumption of the S 190 (60 mW), use of a liquid-crystal display permits the design of small units operated by batteries economically.

The maximum display is 6000. 6000 steps mean a relatively small analog circuit requirement, however, they permit the measuring of voltages between $100\,\mu\text{V}$ and $600\,\text{V}$ in the four measuring ranges. When the highest measuring range is exceeded, the value 6000 is displayed. Through an additional blinking circuit, which does not require an additional connection pin, the user is made aware of the measuring range being exceeded.

Function

The block diagram shows a simple unit with four automatically selected measuring ranges. The external analog portion consists of only the analog amplifiers, reference voltage source and the analog switches for the measuring phase and range switching.

The sequence control and generation of the value measured is done by the S 190. The main portion of the circuit is made up of a four decade BCD-counter which is driven by a counting oscillator contained on the chip, together with an externally connected RC-circuit (according to page 134). (By connecting a clock generator, according to page 135, the counting oscillator may be replaced). At particular periods of timing the contents of the counter is transferred into the 4 x 4-bit memory by means of a strobe pulse derived from the K-input.

The information contained in the memory is transferred by means of a multiplexer in a bit-parallel mode to outputs Q_A through Q_D , whereby outputs D_1 through D_4 indicate the just transferred decimal place ($Q_A \in LSB$, $Q_D \in MSB$; $D_1 \in units$ digit, $D_4 \in thousands$ digit, active condition = high level). To ensure reliable driving of the memories in the display interface, e.g. liquid crystal display, the correct BCD-information is maintained at the Q-outputs until after the end of the active condition of the D-outputs. The indication of decimal position occurs in the sequence 1-3-2-4, to avoid flickering when the display units are driven directly.

For the generation of scan-frequency for the multiplexer a second oscillator has been provided on the S 190 (external connection page 135).

Replacement by an external clock generator is possible (compare page 136) but should be used only for testing purposes. The display frequency DF of about 50 Hz required by liquid crystal displays is also derived from the multiplex oscillator.

Measuring sequence

The measuring sequence is also controlled by the BCD-counter, through measuring-phase outputs S_1 through S_4 (compare timing diagram and principle circuit diagram on page 139).

Phase I, integration of measuring voltage

The measuring cycle starts at counter position 7000; at this point output S₁ becomes high, whereby the input voltage is switched to the integrator until counter position 0000 has been reached.

At the moment when the counter jumps from 9.9999 to 0000, the signal level of the comparator (input K) is stored. At this moment phase II is started.

Phase II, integration of the reference voltage

Depending on the condition of the comparator, only S_2 or S_4 is activated whereby that reference voltage is switched to the integrator which has a polarity opposite to the previously applied input voltage. With this reference voltage the integrator is reduced until the sensitivity threshold of the comparator has been reached and the signal condition at input K changes. This change of signal activates S_3 . The number of counting pulses between counter position 0000 and X is proportional to the measuring voltage. Through the low \rightarrow high transition of S_3 the counter contents is loaded into the display memory; at this point of time phase III is started.

Measuring sequence

Phase III, zero regulation

In this process the input of the AD-converter is set to zero and the resulting error voltage is stored in capacitor $C_{\rm F}$. An error voltage is compensated through a feedback loop. The durration of phase I is determined by the counter frequency and the fixed number of 3000 counting steps. For a 30 kHz counting frequency, phase I lasts exactly 100 ms. The longer the integration time is, the better the noise voltages superimposed on the measuring signal are suppressed. If the duration of the noise voltage period is contained in the integration time as an even number, this noise is suppressed completely. As noise voltages can be expected to occur especially at line frequency, 100 ms integration time constitute a favourable compromise between integration time and noise voltage suppression. The duration of phase II is determined by the level of measuring voltage. If the measuring voltage is too large, the integrator cannot be discharged during the 6000 counting steps available as a maximum; consequently, at step 6000 phase III is initiated. Hence, the integrator will have assumed the correct starting position at the beginning of phase I which follows.

For excessive measuring voltages the display is therefore 6000. In order to bring the incorrectness of this display to the user's attention, the pseudo-decade HHHH is made active at the outputs, synchronously to signal S_1 ; thereby a blinking effect of approx. 3 Hz is obtained.

Automatic range switching


The measuring range is changed whenever the measuring result has been ≥ 5500 or < 500. For $n \ge 5500$ the range counter (3 bit up down counter) is stepped up by one count, for n < 500 stepped down by one, whereby the counter is blocked on the lowest or highest digit position, respectively. The range selection can be controlled through control inputs F_1 , F_{2S} and F_3 .

When the control inputs F_1 , F_{2S} and F_3 are in a low condition, the counter can move within the lower 5 positions up or down. Should it be in a higher position, it can step only downward until the "free zone" has been reached; the decoder produces correct values also for counter positions outside the "free zone", so that the system adjusts itself


Through an H-signal at input F_1 the correlation between the counter position and decoder output can be changed. Thereby it is made possible to perform range setting for the voltage and resistance ranges and the control of the decimal point in a simple unit with four measuring ranges without external decoding. Input F_3 is used to set counter to the highest level. The highest measuring range is activated and maintained as long as F_3 is kept at a high level. For example, thereby the range 500.0 V is activated, which is an advantage for quick overview-measurements.

A high level at input F_{2S} has the effect that the outputs of the range counter are directly transferred to the outputs; 8 different ranges are then available which must be decoded by external means. In the case of $F_{2S} = H$ the "free zone" of the counter is expanded to the full counting range; the prevention of "running wild" is maintained.

Basic circuit of the analog divider (example usable for a simple unit)



Timing diagram AD-converter



I Integration of measuring value II Integration of reference voltage III Zero regulation Phase

Automatic range selection Truth table

Nr.	Q_3	\mathbf{Q}_2	Q_1	F ₁	F _{2 S}	F ₃	B _o	В1	B ₂	B ₃	B ₄
0	L	L	L	L	L	L	н				
1	L	L	Н	L	L	L		Н			
2	L	Н	L	L	L	L			Н		
3	L	Н	Н	L	L	L		!		Н	
4	н	L	L	L	L	L				н	Н
5	Н	L	Н	. L	L	L				Н	Н
6	Н	Н	L	L	L	L				Н	Н
7	Н	Н	Н	L	L	L			· · · · · · · · · · · · · · · · · · ·	Н	Н
10	L	L	L	Н	: : L :	L		Н			:
11	L	L	Н	Н	L	L	ĺ	Н			
12	L	Н	L	Н	L	L			Н		!
13	L	Н	Н	Н	L	L				Н	
14	Н	L	L	Н	L	L					Н
15	Н	L	Н	Н	L	L		:			Н
16	Н	Н	L	Н	L	L					Н
17	Н	Н	Н	Н	L	L					Н
2 X	Q_3	\mathbf{Q}_2	Q_1	X	Н	L	Х	Q_1	Х	\mathbf{Q}_2	\mathbf{Q}_3
30	Н	Н	Н	L	L	Н				Н	Н
31	Н	Н	Н	Н	L	Н			! ! !		Н
32	Н	Н	Н	Х	Н	Н	X	Н	X	Н	Н

 Q_1 , Q_2 , Q_3 internal outputs of the up/down counter

The truth table for setting the measuring ranges should be understood as follows:

The range outputs $B_0 \dots B_4$ are intended to directly drive the five possible decimal places of a 4-decade display. Simple units with 4 measuring ranges have been taken into consideration. For example, in the case of voltages the measuring ranges with F_1 = low are:

Bo	.5000 V
B ₁	5.000 V
B_2	50.00 V
B_3	500.0 V

The total measuring range therefore comprises 0.1 mV through 599.9 V. For resistance measuring, however, F_1 must be high:

B ₁	5.000 k Ω
B_2	50.00 k Ω
B_3^-	500.0 k Ω
B ₄	5000 . k Ω

The total measuring range therefore comprises 1 Ω through 5.999 M Ω . Hence, using control input F₁, choice of one of the two groups is basically possible.

The range outputs are also intended to directly drive the appropriate four selection relays without additional logic gating. When the automatic range selection (e.g. after turn-on) has not yet found the correct range, some measuring range is expected to be shown anyway. This side-condition is considered in the truth table of vector $\emptyset \dots 17$.

It should be noted, however, that Q_1 , Q_2 and Q_3 in the truth table are internal outputs of the internal up/down counter. It is also possible to select one of 5 measuring ranges automatically. To do this the 4th and the 5th measuring range are separated through external gating at $F_1 = low$ (whereby $MB_4 = B_3$. \overline{B}_4 and $MB_5 = B_4$). MB_4 is measuring range 4, MB_5 is measuring range 5.


 $F_{2\ S}=$ high causes an extension to all eight possible measuring ranges. The range selected appears at outputs $B_1\ (=Q_1)$, $B_3\ (=Q_2)$ and $B_4\ (=Q_3)$ dual-coded. Hence, vectors 20-27 of the truth table are fixed.

Preliminary information


Туре	Ordering code
S 607	Q 67100-Z 108

Technical characteristics

- p-MOS technology with ion implantation
- Supply voltages +5, -12.0 V
- Static inputs TTL-compatible
- Tristate outputs
- Maximum output current loading 1.6 mA, typ. 0.4 mA
- Access time approximately 10 μs
- Power dissipation max. 700 mW
- Operating temperature 0 to 70°C
- Mask-programmable



Block diagram




Туре	Ordering code	
SAJ 131	Q 67100-J 126	
SAJ 131 A	Q 67100-J 170	
SAJ 135	Q 67100-J 127	
SAJ 135 A	Q 67100-J 285	

Types SAJ 131 and SAJ 135 are static MOS frequency dividers with a dividing ratio 1000:1. Both circuits can be supplied also with a reset input, called SAJ 131 A or SAJ 135 A, respectively.

Package outlines


SAJ 131, SAJ 135



Metal package 18 A 4 DIN 41876 (similar to TO-72) (4 pins) Weight approx. 0.4 g

Pin connections


SAJ 131, SAJ 135



Maximum ratings


Supply voltage Input voltage Output current Ambient operating temperature (range 1) Ambient operating temperature (range 5) Storage temperature

SAJ 131 A, SAJ 135 A



Metal package 5 H 6 DIN 41873 (similar to TO-78) (6 pins) Weight approx. 1.1 q

SAJ 131 A, SAJ 135 A



Top view

	Lower limit B	Upper limit A	Unit
V_{DD}	-20	0.3	V
V_{I}	-20	0.3	V
$I_{\mathbf{Q}}$	-2		mA
$T_{ m amb}$	0	+70	C
$T_{ m amb}$	-25	+70	'C
T_{S}	-55	+125	, C

Static operating characteristics

Static operating characters	Stics	Test conditions	Lower limit B	Upper limit A	Unit
Supply voltage	V_{DD}		-19	-17	V
Supply current	$I_{\rm DD}$		-4		mA
H-input voltage	$V_{\rm IH}$		-2		V
L-input voltage	V_{1L}			-12	V
H-input voltage at reset input			-2		V
L-input voltage at reset input	V_{RL}			-12	V
Input resistances	R_1		10		$\mathbf{M}\Omega$
H-output voltage	V_{QH}	$I_{\Omega} = -1 \text{ mA}$	-7		V
L-output voltage	V_{QL}			-15	V
H-output current	I_{QH}	$R_{\Omega} = -10 \text{ k}\Omega$		-1	mA
L-output current	IQL	$R_{\Omega} = -10 \text{ k}\Omega$ $R_{\Omega} = -10 \text{ k}\Omega$	-10	1	Ι μΑ

Output condition and counter position are not defined after applying supply voltage. In a continuous dividing operation the output is normally L and assumes an H-level after each 1000th input pulse until the next input pulse is received.

Dynamic operating characteristics

Dynamic operating cha	aracteristics	Test conditions	Lower limit B	Upper limit A	Unit
Information input Input frequency Pulse width Pulse dwell HL-transition LH-transition	f _I t _{WLI} t _{WHI} t _{TLHI}		0 10 15	25	kHz μs μs μs μs
Information output Pulse width Delay time HL-transition LH-transition	t _{WHQ} t _{DLH} t _{THLQ} t _{TLHQ}	see figure 4	5	15 5 5	h2 h2 h2 h2
Reset input Pulse width HL-transition LH-transition	$t_{ m WLR} \ t_{ m THLR} \ t_{ m TLHR}$		10	2 2	μS μS μS

Reset input (SAJ 131 A, SAJ 135 A):

The reset signal $V_{\rm R}$ is dominating, i. e. the output signal is L as long as the reset input is on an H-level. It must have disappeared at least 10 μ s before the following LH-transition of an input signal to be counted.

An H output signal is reset to L within $5\,\mu s$ after application of the reset signal.

Static Frequency Divider 1000:1

SAJ 131 SAJ 131 A SAJ 135 SAJ 135 A


Connection

Fig. 1

Divider
1000: 1


Va

SAJ 131, SAJ 135




Timing diagram, 1000:1-divider

Fig. 3



Pulse diagram, 1000:1 divider


Fig. 4



Туре	Ordering code
SAJ 131-I	Q 67100-J 569
SAJ 131 A-I	Q 67100-J 547
SAJ 135-I	Q 67100-J 570
SAJ 135 A-I	Q 67100-J 548


Types SAJ 131-I and SAJ 135-I are static MOS frequency dividers with a dividing ratio 1000:1. Both circuits can also be supplied with reset inputs, called SAJ 131 A-I or SAJ 135 A-I, respectively

Package outlines SAJ 131-I, SAJ 135-I




Metal package 18 A 4 DIN 41876 (similar to TO-72) (4 pins) Weight approx. 0.4 g

SAJ 131 A-I, SAJ 135 A-I




Metal package 5 H 6 DIN 41873 (similar to TO-78) (6 pins) Weight approx. 1.1 g

Pin connections SAJ 131-I, SAJ 135-I



SAJ 131 A-I, SAJ 135 A-I



Top view

Maximum ratings

		Lower limit B	Upper limit A	Unit
Supply voltage Input voltage Output current Ambient operating temperature (range 1) Ambient operating temperature (range 2) Storage temperature	$V_{ m DD}$ $V_{ m I}$ $I_{ m Q}$ $T_{ m amb}$ $T_{ m S}$	-15 -15 -1.5 0 -25 -55	0.3 0.3 0 +70 +85 +125	V V mA C C

Static operating characteristics

. •						
		Test conditions	Lower limit B	Тур.	Upper limit A	Unit
Supply voltage Supply current H-input voltage L-input voltage H-input voltage at reset input L-input voltage at reset input H-output voltage	V _{DD} I _{DD} V _{IH} V _{IL} V _{RH} V _{RL}	without load resistance $R_0 = 10 \text{ k}\Omega$	-12 -2 -1.2 -9 -1.2 -9	-0.8	-9 0.3 -3.5 0.3 -3.5	V mA V V V
L-output voltage H-input resistance L-input resistance	V _{QL} R _{IH} R _{IL}	$R_{\rm Q} = 10 \text{ k}\Omega$	10 10		V _{DD} +0.2	V V M Ω M Ω

Dynamic operating characteristics

Information input						
(see fig. 4)					1	1
Input frequency	f_{\parallel}		0		25	kHz
Pulse width	t_{WLI}		10		2.5	_
Pulse dwell	t_{WHI}		15			IIS
HL-transition	t_{THLI}				2	ItS
LH-transition	t_{TLHI}				2	μS
Information output					_	IIS
(see fig. 4)						
Pulse width	t_{WHQ}		5			
Delay time	t_{DLH}	$C_0 = 10 \text{ pF}$			15	ItS
HL-transition	t_{THLQ}	$C_0 = 10 \text{ pF}$			5	1 '
LH-transition	t_{TLHQ}	$C_{\Omega} = 10 \text{ pF}$			5	IIS
Reset input		,			Ü	1115
Pulse width	t _{WLR}		10			116
HL-transition	t _{THLR}				2	ItS
LH-transition	t _{TLHR}				2	IIS
			. ,	ı	~	μS

Reset inputs (SAJ 131 A-I, SAJ 135 A-I)

The reset signal V_R is dominating, i. e. the output signal is on an L-level as long as an H-signal is applied to the reset input. It must disappear at least 10 μ s before the next LH-transition of an input signal to be counted.

An H output signal is reset to L within 5 μs after applying the reset signal.

Connections

Fig. 1

Divider
1000:1

Fig. 2

V_R


Divider
1000: 1

V_A


SAJ 131 A-I, SAJ 135 A-I

SAJ 131-I, SAJ 135-I

Timing diagram



Pulse diagram




Туре	Ordering code
SAJ 141	Q 67100-N 62

The SAJ 141 is an asynchronous counter in MOS depletion technique which generates, at three open-drain outputs, the dividing ratios 1000:1, 100:1, or 10:1 of the input frequency. Counted are the LH-transitions.

The circuit contains a second input with a higher switching threshold for applications in which high noise immunity is required.

A special reset arrangement provides that the first LH-transition appears at the corresponding output not before 10, 100 or 1000 inputs have occured.

Package outlines




Pin connections


Pin No.	Designation
1 2 3 4 5	V _{SS} Input I ₁ Input I ₂ Reset input R Output Q ₂ (100:1) Output Q ₃ (1000:1)
7 8	Output Q_1 (10:1) V_{DD}

Maximum ratings		Lower limit B	Upper limit A	Unit
Supply voltage Input voltage Output current Ambient operating temperature (range 1) Storage temperature	V_{DD} V_{I} I_{Q} T_{amb} T_{S}	-20 -20 -15 -0 -55	0.3 0.3 0 +70 +125	V V mA °C °C

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Supply voltage V_{DD} also for -5 -3 MA V_{DD} -1.2
Supply current I_{DD} Also for reset $I_{I-input}$ voltage $I_{I-input}$ resistance
H-input voltage V_{IL1} V_{IL1} V_{III} V_{III} V_{III} V_{III} V_{III} V_{III} V_{IIII} V_{IIIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIIII} V_{IIII} V_{IIIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIIIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIIII} V_{IIII} V_{IIII} V_{IIIII} V_{IIIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII} V_{IIII
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
H-input voltage $V_{\text{IL}2}$ $V_{\text{IL}2}$ $V_{\text{IL}2}$ $V_{\text{IL}2}$ $V_{\text{IL}2}$ $V_{\text{IL}2}$ $V_{\text{IL}2}$ $V_{\text{IL}3}$ $V_{\text{IL}4}$ $V_{\text{IL}4}$ $V_{\text{IL}5}$
H-input voltage $V_{\rm QH}$ V_{\rm
H-input voltage $V_{\rm QH}$ $R_{\rm Q} = 10~{\rm k}\Omega$ $V_{\rm DD} + 0.3$ $V_{\rm D$
H-input resistance $R_{\rm IL}$ 10 $M\Omega$ L-input resistance $R_{\rm IL}$ 10 $M\Omega$ Permissible output
L-input resistance $R_{\rm IL}$ 10 $M\Omega$ Permissible output
Permissible output
current I_{Ω}
Dynamic operating characteristics
Input frequency fu 0 1 MHz
input frequency
Tuise Width
r dise dwell
TL-transition (THL)
LH-transition t_{TLHI} 0.3 ms
at $f = 1$ MHz, division 10:1
Pulse width t_{WHQ}) 2
Delay time $t_{\text{DLH}} = t_{\text{DLH}} = t_{$
HL-transition time $t_{THLQ} = 10 \text{ k}\Omega$
LH-transition time t_{TLHO} 0.4 1 μs

Timing diagram







Inputs I_1 and I_2 are gated with each other

Input	Level	Function
l ₁	L	I ₂ blocked
l ₁	H	LH-transitions at I ₂ are counted
i ₂	L	I ₁ blocked
l ₂	H	LH-transitions at I ₁ are counted

Block diagram



Example of a circuit diagram for a timing pulse generator



All transistors BC 107 or similar, all diodes BA 127 or similar

Туре	Ordering code	
SAJ 341 A	Q 67100-J 823	

The circuit SAJ 341 A, fabricated in MOS ion-implantation depletion technique, contains the following two main functions essentially:


- 1. A 4-decade up-counter with count-preset and pre-settable pre-dividers (1:1, 10:1, 100:1, 1000:1, 6000:1).
- A clock function with output of minutes and hours. As a time basis, a 50 Hz-, 60 Hz- or a 100 Hz-signal can be applied externally.
 Reading of the pre-select-inputs and -output of the BCD display digits is done by multiplexing.

Applications


- Up-counter
- Delay functions
- Pulse-quantity counter
- Time measurement
- Switching clock
- Clock function
- Pre-settable frequency divider
- Digital time switch

Special properties

- Low power consumption (max. 200 mW)
- High noise rejection
- Open-drain outputs
- Protection structures at all pins



Block diagram with arrangement of the pre-select switches



Note:

All Q-outputs are open-drain outputs. When used, they must be provided with a resistor (typ. 33 kΩ) to $V_{\rm DD}$.

Maximum ratings		Test conditions	Lower limit B	Upper limit A	Unit
Supply voltage Voltage at all inputs	V _{DD}	referred to $V_{SS} = 0 \text{ V}$	-15 -15	0.3 0.3	V V
except RC-input Storage temperature Ambient operating temperature	T _S T _{amb}		-55 O	+125 +70	C
Operating haracteris	stics ($T_{\sf an}$	$_{\rm nb} = 25^{\circ} \rm C)$			
Power consumption Supply voltage L-input voltage H-input voltage	P V _{DD} V _{IL} V _{IH}	V _{DD} = -12 V	-13.5 -15 -3	200 -10.5 -8 0.3	mW V V
Output Q _{VG} (open drain) L-output voltage H-output voltage	V _{OLVG} V _{OHVG}	<i>l</i> _Q :∍1 mA	-13.5 -1	V _{DD} +0.5	V V
Selection-outputs BCD-outputs and carry-output L-output voltage		open drain outputs	-13.5	V _{DD} +0.5	V
H-output voltage		<i>l</i> _Q 0.5 mA	-1		V
Clock input I _T Input frequency f _{IT}		when using comparator function (Q_{VG}) without divider stage 1:1 with divider stage 100:1 with divider stage 1000:1 with divider stage 6000:1		10 100 100 100 100	kHz kHz kHz kHz kHz
Input frequency $f_{\rm IT}$		without using comparator		100	kHz

function (Q_{VG})

100

IT 5	5	1	μS
H IT		I	ms
		1	ms
702 11		0.3	V
SZ L V _D	DD	-8 200	V kHz
1002	.5	1	μS
L IOSZ H IOSZ		1	μs μs
	OSZ L V SZ OSZ 2 LIOSZ	osz L V _{DD} SZ OSZ L IOSZ	200 -8 200 -8 200 -8 1005 -1 1

Description of Functions

1. Correlation of functions common to the counter- and clock-operation

1.1. Programming inputs I_{P1}, I_{P2}, I_{P3}

	I _{P3}	I _{P2}	I _{P1}	Function	
1	Н	Н	L	Divider 1:1	Counter operation
2	Н	L	Н	Divider 10:1	Counter operation
3	Н	L	L	Divider 100:1	Counter operation
4	L	Н	Н	Divider 1000:1	Counter operation
5	L	Н	L	Divider 6000:1	Counter operation
6	L	L	Н	Time base 50 Hz	Clock operation
7	L	L	L	Time base 60 Hz	Clock operation
0	Н	Н	Н	Time base 100 Hz	Clock operation

1.2. BCD Pre-select inputs I_A , I_B , I_C , I_D


Decimal pre-selection	I _D	l _C	I _B	I _A
0	L	L	L	L
1	L	L	L	Н
2	L	L	Н	L
3	L	L	Н	Н
4	L	Н	L	L
5	L	Н	L	Н
6	L	Н	Н	L
7	L	Н	Н	Н
8	Н	L	L	L
9	Н	L	L	Н

1.3. BCD outputs Q_A , Q_B , Q_C , Q_D

Decimal equivalent	Q_D	$Q_{\mathbb{C}}$	Q _B	Q _A
0	Н	Н	Н	Н
1	Н	Н	Н	L
2	Н	Н	L	Н
3	Н	Н	L	L
4	Н	L	H	H
5	Н	L	Н	L
6	H	L	L	H
7	Н	L	L	L
8	L	H	Н	H
9	L	Н	Н	L

1.4. Select-outputs Q_{S1} , Q_{S2} , Q_{S3} , Q_{S4}

The select-outputs have the function of indicating the decimal value of each digit appearing in parallel at the BCD outputs, when the 4 decimal places are put out in series.



Correlation of the H-output voltage $V_{\rm QH~S1}\dots V_{\rm QH~S4}$ with the appropriate decimal position at the BCD-output.

	Output decimal position					
	Counting operation	Clock operation				
V _{QH S1}	x 1	x 1 min.				
$V_{\mathrm{QH S2}}$	x 10	x 10 min.				
$V_{\mathrm{QH~S3}}$	x 100	x 1 hr.				
$V_{\mathrm{QH}~\mathrm{S4}}$	x 1000	x 10 hr.				

In addition, the select-outputs control the input of the BCD-pre-select data accordingly.

1.5. Clock input IT

The counter and the divider change their logic condition with the LH transition of the clock signal.

1.6. Oscillator input I_{QSZ}

This input is used for the generation of the cycle-frequency for multiplex operation. As chosen, this frequency can be realized by means of connecting a capacitor (see block diagram) or by applying a clock signal.

(1) Internal oscillator with external RC-connection.

For an oscillating frequency of at least 160 kHz the I_{OSZ} -input must be connected to $R=47~k\Omega$ and C=33~pF. By changing C (20 . . . 100 pF) and R (20 $k\Omega$. . . 100 $k\Omega$) the cycle frequency can be changed within a range of 100 . . . 500 kHz. When using the comparator function at $f_{IT}>1$ kHz, resistance R is not required.

(2) External oscillator for the synchronous operation of several SAJ 341 A circuits. The oscillator frequency must be 16 times higher than the maximum clock input frequency occurring.

2. Counter operation

When the programming inputs are connected according to table 1.1, positions 1 through 5, this circuit operates as a decade-counter exclusively.

At 1, the counting pulses from clock input I_T move directly into the 4-decade counter $(10^0, 10^1, 10^2, 10^3)$. The contents of this counter is periodically put out through the multiplexer.

At 2 through 5, the corresponding divider is connected ahead of the 4-decade counter. Thereby the input clock pulses are additionally divided by 10, 100, 1000 or 6000.

2.1. Clock blocking inputs $\ensuremath{I_{B}}$

By applying an H-signal at the clock blocking input, the input of pulses can be inhibited; Q_{VG} is on an L-potential during this time. If a blocking signal U_{IHB} occurs during the clock voltage V_{ILT} , the LH-transition of the blocking signal is still counted.

2.2. Comparator output Q_{VG}

When the 4-decade counter reaches the number pre-selected through the BCD-pre-select inputs, the comparator output supplies an H-signal.

2.3 Additional programming input IZP

Table of functions:

L at I _{ZP}	When the 4-decade counter reaches the pre-selected number, an H-signal appears at the comparator output Ω_{VG} , which changes back to L with the next decade-counter clock pulse. Counting is continued.
H at I _{ZP}	When the pre-selected number is reached, Q_{VG} changes to H. Circuit-internally blocking of the clock occurs, i. e. the counter remains on the pre-programmed count and Q_{VG} equally remains on an H-potential.

2.4. Carry output Qü

The carry output $Q_{\bar{U}}$ makes it possible to connect several SAJ 341 A circuits in series, thereby increasing the counting capacity.

 $Q_{\ddot{\text{U}}}$ assumes an L-potential at a count of 8000 and supplies an LH-transition and hence a carry signal when changing from 9999 to 0000.

2.5. Reset input I_R

Counter and divider are reset to zero when an L-signal is applied to reset input I_R . The reset signal is dominating, i. e. no clock pulse is counted as long as a signal is active at I_R .

3. Clock operation

In connection with programming inputs 6, 7 and 0 (see 1.1.) the SAJ 341 A operates as a digital clock with an output of minutes and hours. Depending on the connection of the programming inputs, the clock input may be operated with a time reference frequency of 50 Hz, 60 Hz or 100 Hz.

3.1. Possibility of time-setting

Clock operation is possible with or without use of pre-select switches, which makes possible several ways of time-setting.

3.1.1. Connection of the pre-select inputs to a pre-select switch

Using the pre-select switch can provide 2 functions:

- (1) Using a key-contact at reset input I_R , the clock can be set to a pre-selected time by applying a short L-signal (HL-transition).
- (2) Additionally, the clock can perform a switching function (e. g. sound an alarm) if provision is made that, upon reaching the pre-selected time, an H-signal is present at comparator output Ω_{VG} for 1 minute (provided that the pre-select setting is not changed during the H-signal).

3.1.2. Operation without pre-select switch

All pre-select inputs are to be provided with an L-signal ($V_{\rm DD}$). By connecting inputs $I_{\rm ZP}$ and $I_{\rm B}$ with bounce-free keys, minute- and hour-counters can be set.


By applying an L-signal (HL-transition), single pulses can be applied through I_{ZP} to the hour-counter and through I_B to the minute-counter. A defined output position is achieved by turning-on the mains voltage or by applying a reset signal to I_R (see also 2.5). For a proper setting, the clock signal should be interrupted during this time.

3.2. Carry output QÜ

The output $O_{\ddot{U}}$ supplies a day-carry by turning to an L-potential at 20.00 o'clock and by providing an LH-transition when changing from 23.59 to 0 hours; this transition can be used to drive an additional SAJ 341 A, for example.

Application examples

Connection of the SAJ 341 A for a clock with pre-selection of the time to be set and possibilities for setting a switching- or alarmtime.




>0 • 7 x 68Q ပ Р x 10 min Ф 6 β

Interface circuit for the SAJ 341 A for a clock with LED-display

Digital timing circuit

(timing range 10 ms . . . 9999 min.)





Offices

Federal Republic of Germany and Berlin (West)

Siemens AG Salzufer 6–8 Postfach 11 05 60 1000 Berlin 11 ♂ (030) 39 39-1, ☑ 183 766

Siemens AG Contrescarpe 72 Postfach 10 78 27 **2800 Bremen 1** (0421) 3 64-1, 151 2 45 451

Siemens AG Märkische Straße 8–14 Postfach 6 58 **4600 Dortmund 1** 7 (0231) 54 90-1, (a) 8 22 312

Siemens AG Lahnweg 10 Postfach 11.15 **4000 Düsseldorf 1** © (0211) 30 30-1, [5] 8 581 301 Siemens AG Kruppstraße 16 Postfach 22 **4300 Essen 1** ☎ (0201) 2013-1, ဩ 8 57 437

Siemens AG Gutleutstraße 31 Postfach 41 83 **6000 Frankfurt 1** (5) (0611) 2 62-1, (1) 4 14 131

Siemens AG Lindenplatz 2 Postfach 10 56 09 **2000 Hamburg 1** ♥ (040) 2 82-1, № 2 162 721

Siemens AG Am Maschpark 1 Postfach 53 29 **3000 Hannover 1** ○ (0511) 1 99-1, 🔠 9 22 333

Siemens AG Franz-Geuer-Straße 10 Postfach 30 11 66 5000 Köln 30

© (0221) 5 76-1, III 8 881 005

Siemens AG N 7, 18 (Siemenshaus) Postfach 20 24 **6800 Mannheim 1** ♂ (0621) 2 96-1, ☑ 4 62 261

Siemens AG Richard-Strauss-Straße 76 Postfach 20 21 09 8000 München 2 © (089) 92 21-1, I.J 5 29 421

Siemens AG Von-der-Tann-Straße 30 Postfach 24 29 **8500 Nürnberg 1** ♂ (0911) 6 54-1, Ы 6 22 251

Siemens AG Martin-Luther-Straße 25 Postfach 3 59 6600 Saarbrücken 3 © (0681) 30 08-1, 🖾 4 421 431

Siemens AG Geschwister-Scholl-Straße 24 Postfach 120 **7000 Stuttgart 1** (0711) 20 76-1, 1 7 23 941

Europe

Austria

Siemens Aktiengesellschaft Österreich Apostelgasse 12 Postfach 326 A-1031 Wien © (0222) 72 93-0, 🖾 11 866

Belgium

Siemens S.A. chaussée de Charleroi 116 B-1060 Bruxelles ○ (02) 5 37 31 00, 141 21 347

Bulgaria

RUEN, Technisches Beratungsbüro der Siemens Aktiengesellschaft uliza Nikolai Gogol 5, agal Boulevard Lenin BG-1504 Sofia Ø 45 70 82. 🖾 22 763

Czechoslovakia

EFEKTIM
Technisches Büro Siemens AG
Anglická ulice 22
P.O.B. 1087
CS-12000 Praha 2
7. 25.84 17. [N] 122 389

Denmark

Siemens A/S Borupvang 3 DK-2750 Ballerup ↑ (02) 65 65 65, 1 35 313

Finland

Siemens Osakeyhtiö Mikonkatu 8 Fach 8 **SF-00101 Helsinki 10** (90) 16 26-1, [5] 12 465

France

Siemens Société Anonyme 39-47, boulevard Ornano B.P. 109 **F-93203 Saint-Denis** CEDEX 1 **☞** (16-1) 8 20 61 20, △ 620 853

Great Britain

Siemens Limited London Office Great West House, Great West Road Brentford TW8 9DG (01) 5 68 91 33, [6] 23 176

Greece

Siemens Hellas E.A.E. Voulis 7 P.O.B. 601 **Athen 125** ♠ (021) 32 93-1, ISI 216 291

Hungary

Intercooperation AG, Siemens Kooperationsbüro Böszörményi út 9–11 P.O.B. 15 25 H-1126 Budapest C (01) 15 49 70, 5 224 133

Iceland

Smith & Norland H/F Noatún 4 P.O.B. 519 Reykjavik © 28322, \(\) 2055

Ireland

Siemens Limited 8, Raglan Road Dublin 4 (01) 68 47 27, [1] 5 341

Italy

Siemens Elettra S.p.A. Via Fabio Filzi, 25/A Casella Postale 4183 I-20124 Milano (O2) 62 48, (3) 36 261

Luxemburg

Siemens Société Anonyme 17, rue Glesener B.P. 17 01 **Luxembourg** 2 4 97 11-1, 19 3430

Netherlands

Siemens Nederland N.V. Prinses Beatrixlaan 26 Postbus 1068 Den Haag 2022 (700) 78 27 82, 🖂 31 373

Norway

Siemens A/S Østre Aker vei 90 Postboks 10, Veitvet N-Oslo 5 (02) 15 30 90, 🖾 18 477

Poland

PHZ Transactor S.A. ul. Stawki 2 P.O.B. 276 **PL-00-950 Warszawa** 39 89 10, N. 81 32 288

Portugal

Siemens S.A.R.L. Avenida Almirante Reis, 65 Apartado 13 80 Lisboa 1 (019) 53 88 05, 🖾 12 563

Rumania

Siemens birou de consultații tehnice Strada Edgar-Quinet 1 R-7 București 1 ↑ 15 18 25, 11 11 473

Spain

Siemens S.A Sede Central Orense, 2 Apartado 155 Madrid 20

• (91) 4 55 25 00, [II] 27 769

Sweden

Siemens Aktiebolag Avd. elektronikkomponenter Norra Stationsgatan 69 Stockholm (Fack, S 104 35 Stockholm) (08) 24 17 00, 14 116 72

Switzerland

Siemens Albis AG Freilagerstraße 28 Postfach CH-8047 Zürich **(**01) 54 22 11, 🖂 52 131

Turkey

Simko Ticaret ve Sanayi A.S. Meclisi Mebusan Caddesi, 55/35, Findikli P.K. 64, Tophane Istanbul **4**5 20 90, 22 290

U.S.S.R.

Vertretung der Siemens AG Kurssowoj Pereulok, Dom 1/1, Kwartira 4, World Sojmonowskij Projezd Postf. 77, Internationales Postamt SU-Moskau G 34 **2** 02 77 11, 13 7413

Yugoslavia

Generalexport Masarikova 5/XV Poštanski fah 223 YU-11001 Beograd **↑** (011) 68 48 66. □ 11 287

Africa

Algeria

Siemens Algérie S.A.R.L 3, Viaduc du Duc des Cars B.P. 224, Alger-Gare Alger ◆ 63 95 47/51, □ 52 817

Egypt

Siemens Resident Engineers 6, Salah El Din Street, Zamalek P.O.B. 775 Cairo **2** 81 72 28, 321

Ethiopia

Siemens Ethiopia Ltd. Ras Bitwoded Makonen Building P.O.B. 5505 Addis Ababa 15 15 15 99, 11 21 052

Libya

Assem Azzabi 17, 1st September Street Tarig Building P.O.B. 2583 Tripoli 4 15 34, □ 20 029

Marocco

SETEL, Société Électrotechnique et de Télécommunications S.A. Immeuble Siemens, route de Rabat, Ain-Sebâa Casablanca 26 13 82/84. 21 914

Nigeria

Siemens Nigeria Limited Development House 21, Wharf Road P.O.B. 304 Apapa **☆** 4 19 20, is 21 357

South African Republic

Siemens Limited Siemens House. Corner Wolmarans and Biccard Streets, Braamfontein P.O.B. 45 83 Johannesburg 2000 (011) 7 25 25 00, 24 58-7721

Sudan

National Electrical & Commercial Company Murad Sons Building, Barlaman Street P.O.B. 12 02 Khartoum ↑ 8 08 18, 24 642

Tunisia

Sitelec S.A., Société d'Importation et de Travaux d'Electricité 26, Avenue Farhat Hached Tunis 24 28 60, □ 12 326

Zaire

Siemens Zaire S.P.R.L. 1222, Avenue Tombalbave B.P. 98 97 Kinshasa 1 2 26 08, □ 377

America

Argentina

Siemens Sociedad Anónima Avenida Pte. Julio A. Roca 530 Casilla Correo Central 12 32 RA-1067 Buenos Aires 30 04 11, 121 812

Bolivia

Sociedad Comercial é Industrial Hansa Limitada Calle Mercado esquina Yanacocha Cajón Postal 14 02 La Paz **☆** 5 44 25, 🖂 5261

Siemens Sociedade Anônima Fábrica Lapa Rua Cel. Bento Bicudo, 111 Caixa Postal 13 75 BR-05069 São Paulo 1

○ (011) 62 51 11, □ 11-23 681

Canada

Siemens Beteiligungen Ltd. Siemens Overseas Investments Ltd. 7300 Trans-Canada Highway P.O.B. 7300 Pointe Claire, Québec H9R 4R6 (514) 6 95 73 00, 11 5267 66

Chile

Gildemeister S.A.C., Area Siemens Amunátegui 178 Casilla 99-D Santiago de Chile 8 25 23, TRA SGO 392, TDE 40 588

Columbia

Siemens S.A. Carrera 65, No. 11-83 Apartado Aéreo 8 0150 Bogotá 6 **↑** 61 04 77, ⋈ 44 750

Ecuador

Siemens S A Avenida América y Hernández Girón s/n., Sector 28 Casilla 35 80 Quito **24** 53 63, 🖂 22 190

Mexico

Siemens S.A. Poniente 116, No. 590 Apartado Postal 1 50 64 México 15, D.F. ₱ 5 67 07 22, ② 1 772 700

Uruguay

Conatel S.A Eiido 1690 Casilla de Correo 13 71 Montevideo 91 73 31, □ 934

U.S.A.

Siemens Corporation 186 Wood Avenue South Iselin, New Jersey 08 830 WU 844 491 TWX WU 710 998 0588

Venezuela

Siemens S.A. Avenida Principal, Urbanización Los Ruices Apartado 36 16 Caracas 101

Asia

Afghanistan

Siemens Afghanistan Ltd. Alaudin, Karte 3 P.O.B. 7 Kabul 1 ₹ 4 04 46, 🖂 35

Bangla Desch

Siemens Bangladesh Ltd. 74, Dilkusha Commercial Area P.O.B. 33 Dacca 2 24 43 81, □ 824

Burma

Siemens Resident Engineer 8, Atti Road Post Office Bag 20 07 Rangoon 3 3 25 08. 12 2009

Hong Kong

Jebsen & Co., Ltd. Prince's Building, 23rd floor P.O.B. 97 Hong Kong 5 22 51 11, Isl 73 221

India

Siemens India Ltd. 134A, Dr. Annie Besant Road, Worli P.O.B. 65 97 **Bombay 400 018** 37 99 06, 1112 373

Indonesia

P.T. Siemens Indonesia Kebon Sirih 4 P.O.B. 24 69 Jakarta 5 5 10 51. IN 46 222

Iran

Siemens Sherkate S. (K.)
Khiabane Takhte Djamshid 32,
Siemenshaus
Teheran 15
(021) 6 14-1, [3] 212 351

Iraq

Samhiry Bros. Co. (W.L.L.) Abu Nawas Street P.O.B. 300 Baghdad 9 00 21, 32 2255

Japan

Nippon Siemens K.K. Furukawa Sogo Building, 6–1, Marunouchi 2-chome, Chiyoda-ku Central P.O.B. 11 44 Tokyo 100-91 ↑ (03) 2 14 02 11, △ 22 808

Korea (Republic)

Siemens Electrical Engineering Co., Ltd. Daehan Building, 8th floor, 75, Susomun-dong, Chung-ku C.P.O.B. 30 01 Seoul 24 15 58, [5] 2329

Kuwait

Abdul Aziz M.T. Alghanim Co. & Partners Abdullah Fahad Al-Mishan Building Al-Sour Street P.O.B. 32 04 Kuwait, Arabia 2 42 33 36, 11 21 31

Lebanon

Ets. F.A. Kettaneh S.A. (Kettaneh Frères) Rue du Port, Immeuble Fattal P.B. 110242 Beyrouth © 221180, 🖾 20614

Malaysia

Guthrie Engineering (Malaysia) Sdn. Bhd., Electrical & Communications Division 17, Jalan Semangat P.O.B. 30 Petaling Jaya 7 73 3 44, El 37 573

Pakistan

Siemens Pakistan Engineering Co. Ltd. Ilaco House, Abdullah Haroon Road P.O.B. 7158 Karachi 3 5 5160 61, 10 820

Philippines

Engineering Equipment, Inc., Machinery Division, Siemens Department 2280 Pasong Tamo Extension P.O.B. 7160, Airmail Exchange Office Manila International Airport, Philippines 3120 Makati, Rizal 85 40 11/19 IRCA 7222 382. EEC 3695

Saudi Arabia

E. A. Juffali & Bros. Head Office King Abdul-Aziz-Street P.O.B. 10 49 Jeddah © 2 22 22, 131 40 130

Singapore

Guthrie Engineering (Singapore)
Pte. Ltd.,
Electrical &
Communications Division
41, Sixth Avenue, Bukit Timah Road
P.O.B. 495
Singapore 10
© 66 25 55, 🖾 21 681

Syria

Syrian Import Export & Distribution Co., S.A.S. SIEDCO Port Said Street P.O.B. 363 Damas 7. 134 31, 15 11 267

Taiwan

Delta Engineering Ltd. 42, Hsu Chang Street, 8th floor P.O.B. 5 84 97 Taipei 3 11 47 31, 🖼 21 826

Thailand

B. Grimm & Co., R.O.P. 1643/4, Petchburi Road (Extension) P.O.B. 66 Bangkok 10 ₱ 2 52 40 81, □ 2614

Yemen (Arab. Republic)

Tihama Tractors & Engineering Co. Ltd. P.O.B. 49 Sanaa ↑ 24 62, ... 217

Australasia

Australia

New Zealand

Siemens Liaison Office 175 The Terrace P.O.B. 4145 Wellington 1 7 72 98 61, 24 31 233

		-

Contents · Summary of Types · General Information
MOS-Circuits for Entertainment Applications
MOS-Circuits for Consumer Applications
MOS-Circuits for Industrial Applications
List of Sales Offices

SIEMENS

Ordering No. B 1604.101 Printed in West Germany KG 47712.